

## 64K (8K x 8) CMOS EPROM

### FEATURES


- High speed performance
  - 120 ns access time available
- CMOS Technology for low power consumption
  - 20 mA Active current
  - 100  $\mu$ A Standby current
- Factory programming available
- Auto-insertion-compatible plastic packages
- Auto ID aids automated programming
- Separate chip enable and output enable controls
- High speed "express" programming algorithm
- Organized 8K x 8: JEDEC standard pinouts
  - 28-pin Dual-in-line package
  - 32-pin Chip carrier (leadless or plastic)
  - 28-pin SOIC package
  - 28-pin TSOP package
  - Tape and reel
- Available for the following temperature ranges:
  - Commercial: 0°C to 70°C
  - Industrial: -40°C to 85°C
  - Automotive: -40°C to 125°C

### DESCRIPTION

The Microchip Technology Inc. 27C64 is a CMOS 64K bit (electrically) Programmable Read Only Memory. The device is organized as 8K words by 8 bits (8K bytes). Accessing individual bytes from an address transition or from power-up (chip enable pin going low) is accomplished in less than 120 ns. CMOS design and processing enables this part to be used in systems where reduced power consumption and high reliability are requirements.

A complete family of packages is offered to provide the most flexibility in applications. For surface mount applications, PLCC, SOIC, or TSOP packaging is available. Tape and reel packaging is also available for PLCC or SOIC packages. UV erasable versions are also available.

### PIN CONFIGURATIONS



PIN FUNCTION TABLE	
Name	Function
A0 - A12	Address Inputs
CE	Chip Enable
OE	Output Enable
PGM	Program Enable
VPP	Programming Voltage
O0 - O7	Data Output
Vcc	+5V Power Supply
Vss	Ground
NC	No Connection; No Internal Connections
NU	Not Used; No External Connection Is Allowed

## ELECTRICAL CHARACTERISTICS

Maximum Ratings\*

Vcc and input voltages w.r.t. Vss ..... -0.6V to +7.25V  
 VPP voltage w.r.t. Vss during programming ..... -0.6V to +14V  
 Voltage on A9 w.r.t. Vss ..... -0.6V to +13.5V  
 Output voltage w.r.t. Vss ..... -0.6V to Vcc +1.0V  
 Storage temperature ..... -65°C to 150°C  
 Ambient temp. with power applied ..... -65°C to 125°C

\*Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

READ OPERATION DC Characteristics							
Parameter	Part*	Status	Symbol	Min	Max	Units	Conditions
Input Voltages	all	Logic "1" Logic "0"	VIH VIL	2.0 -0.5	VCC+1 0.8	V V	
Input Leakage	all	—	I <sub>U</sub>	-10	10	μA	V <sub>IN</sub> = 0 to V <sub>CC</sub>
Output Voltages	all	Logic "1" Logic "0"	V <sub>OH</sub> V <sub>OL</sub>	2.4	0.45	V V	I <sub>OH</sub> = -400 μA I <sub>OL</sub> = 2.1 mA
Output Leakage	all	—	I <sub>LO</sub>	-10	10	μA	V <sub>OUT</sub> = 0V to V <sub>CC</sub>
Input Capacitance	all	—	C <sub>IN</sub>	—	6	pF	V <sub>IN</sub> = 0V; Tamb = 25°C; f = 1 MHz
Output Capacitance	all	—	C <sub>OUT</sub>	—	12	pF	V <sub>OUT</sub> = 0V; Tamb = 25°C; f = 1 MHz
Power Supply Current, Active	C I, E	TTL input TTL input	I <sub>CC1</sub> I <sub>CC2</sub>	—	20 25	mA mA	V <sub>CC</sub> = 5.5V; V <sub>PP</sub> = V <sub>CC</sub> ; f = 1 MHz; OE = CE = V <sub>IL</sub> ; I <sub>out</sub> = 0 mA; V <sub>IL</sub> = -0.1 to 0.8V; VIH = 2.0 to V <sub>CC</sub> ; Note 1
Power Supply Current, Standby	C I, E all	TTL input TTL input CMOS input	I <sub>CC(S)</sub> — —	— — —	2 3 100	mA mA μA	CE = V <sub>CC</sub> ± 0.2V
I <sub>PP</sub> Read Current V <sub>PP</sub> Read Voltage	all all	Read Mode Read Mode	I <sub>PP</sub> V <sub>PP</sub>	V <sub>CC</sub> -0.7	100 V <sub>CC</sub>	μA V	V <sub>PP</sub> = 5.5V Note 2

\* Parts: C = Commercial Temperature Range; I, E = Industrial and Extended Temperature Ranges  
 Notes: (1) Active current increases 8 mA per MHz up to operating frequency for all temperature ranges.  
 (2) V<sub>CC</sub> must be applied before V<sub>PP</sub>, and be removed simultaneously or after V<sub>PP</sub>.


**READ OPERATION  
AC Characteristics**

AC Testing Waveform:  $V_{IH} = 2.4V$  and  $V_{IL} = 0.45V$ ;  $V_{OH} = 2.0V$   $V_{OL} = 0.8V$   
 Output Load: 1 TTL Load + 100 pF  
 Input Rise and Fall Times: 10 ns  
 Ambient Temperature: Commercial:  $T_{amb} = 0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$   
 Industrial:  $T_{amb} = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$   
 Extended (Automotive):  $T_{amb} = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$

Parameter	Sym	27C64-12	27C64-15	27C64-17	27C64-20	27C64-25	Units	Conditions			
		Min	Max	Min	Max	Min	Max	Min	Max		
Address to Output Delay	t <sub>ACC</sub>	—	120	—	150	—	170	—	200	—	250
$\overline{CE}$ to Output Delay	t <sub>CE</sub>	—	120	—	150	—	170	—	200	—	250
$\overline{OE}$ to Output Delay	t <sub>OE</sub>	—	65	—	70	—	70	—	75	—	100
$\overline{CE}$ or $\overline{OE}$ to O/P High Impedance	t <sub>OFF</sub>	0	50	0	50	0	50	0	55	0	60
Output Hold from Address $\overline{CE}$ or $\overline{OE}$ , whichever occurs first	t <sub>OH</sub>	0	—	0	—	0	—	0	—	0	—

**READ WAVEFORMS**

7




- Notes: (1)  $t_{OFF}$  is specified for  $\overline{OE}$  or  $\overline{CE}$ , whichever occurs first  
 (2)  $\overline{OE}$  may be delayed up to  $t_{CE} - t_{OE}$  after the falling edge of  $\overline{CE}$  without impact on  $t_{CE}$   
 (3) This parameter is sampled and is not 100% tested.

PROGRAMMING DC Characteristics		Ambient Temperature: Tamb = 25°C ±5°C Vcc = 6.5V ± 0.25V, VPP = VH = 13.0V ± 0.25V					
Parameter	Status	Symbol	Min	Max	Units	Conditions	
Input Voltages	Logic "1" Logic "0"	V <sub>IH</sub> V <sub>IL</sub>	2.0 -0.1	V <sub>CC</sub> +1 0.8	V V		
Input Leakage	—	I <sub>IN</sub>	-10	10	μA	V <sub>IN</sub> = 0V to V <sub>CC</sub>	
Output Voltages	Logic "1" Logic "0"	V <sub>OH</sub> V <sub>OL</sub>	2.4 —	— 0.45	V V	I <sub>OH</sub> = -400 μA I <sub>OL</sub> = 2.1 mA	
V <sub>CC</sub> Current, program & verify	—	I <sub>CC2</sub>	—	20	mA	Note 1	
V <sub>PP</sub> Current, program	—	I <sub>PP2</sub>	—	25	mA	Note 1	
A9 Product Identification	—	V <sub>H</sub>	11.5	12.5	V		

Note: (1) V<sub>CC</sub> must be applied simultaneously or before V<sub>PP</sub> and removed simultaneously or after V<sub>PP</sub>

PROGRAMMING AC Characteristics for Program, Program Verify and Program Inhibit Modes		AC Testing Waveform: V <sub>IH</sub> = 2.4V and V <sub>IL</sub> = 0.45V; V <sub>OH</sub> = 2.0V; V <sub>OL</sub> = 0.8V Ambient Temperature: Tamb = 25°C ±5°C V <sub>CC</sub> = 6.5V ± 0.25V, V <sub>PP</sub> = V <sub>H</sub> = 13.0V ± 0.25V				
Parameter	Symbol	Min	Max	Units	Remarks	
Address Set-Up Time	t <sub>AS</sub>	2	—	μs		
Data Set-Up Time	t <sub>DS</sub>	2	—	μs		
Data Hold Time	t <sub>DH</sub>	2	—	μs		
Address Hold Time	t <sub>AH</sub>	0	—	μs		
Float Delay (2)	t <sub>DF</sub>	0	130	ns		
V <sub>CC</sub> Set-Up Time	t <sub>VCS</sub>	2	—	μs		
Program Pulse Width (1)	t <sub>PW</sub>	95	105	μs	100 μs typical	
CE Set-Up Time	t <sub>CES</sub>	2	—	μs		
OE Set-Up Time	t <sub>ES</sub>	2	—	μs		
V <sub>PP</sub> Set-Up Time	t <sub>VPS</sub>	2	—	μs		
Data Valid from OE	t <sub>OE</sub>	—	100	ns		

Notes: (1) For express algorithm, initial programming width tolerance is 100 μs ±5%.  
(2) This parameter is only sampled and not 100% tested. Output float is defined as the point where data is no longer driven (see timing diagram).

**PROGRAMMING****Waveforms (1)**

- Notes: (1) The input timing reference is 0.8 V for VIL and 2.0 V for VIH.  
 (2) tDF and tOE are characteristics of the device but must be accommodated by the programmer.  
 (3) Vcc = 6.5 V ±0.25 V, VPP = VH = 13.0 V ±0.25 V for Express algorithm.

**MODES****Read Mode**

(See Timing Diagrams and AC Characteristics)

Operation Mode	CE	OE	PGM	VPP	A9	O0 - O7
Read	V <sub>L</sub>	V <sub>L</sub>	V <sub>IH</sub>	V <sub>CC</sub>	X	D <sub>out</sub>
Program	V <sub>L</sub>	V <sub>IH</sub>	V <sub>L</sub>	V <sub>H</sub>	X	D <sub>IN</sub>
Program Verify	V <sub>L</sub>	V <sub>L</sub>	V <sub>IH</sub>	V <sub>H</sub>	X	D <sub>out</sub>
Program Inhibit	V <sub>IH</sub>	X	X	V <sub>H</sub>	X	High Z
Standby	V <sub>IH</sub>	X	X	V <sub>CC</sub>	X	High Z
Output Disable	V <sub>L</sub>	V <sub>IH</sub>	V <sub>IH</sub>	V <sub>CC</sub>	X	High Z
Identity	V <sub>L</sub>	V <sub>L</sub>	V <sub>IH</sub>	V <sub>H</sub>		Identity Code

X = Don't Care

Read Mode is accessed when

- the CE pin is low to power up (enable) the chip
- the OE pin is low to gate the data to the output pins.

For Read operations, if the addresses are stable, the address access time (tacc) is equal to the delay from CE to output (tce). Data is transferred to the output after a delay from the falling edge of OE (tOE).

## Standby Mode

The standby mode is defined when the  $\overline{CE}$  pin is high ( $V_{IH}$ ) and a program mode is not defined.

When these conditions are met, the supply current will drop from 20 mA to 100  $\mu$ A.

## Output Enable

This feature eliminates bus contention in microprocessor-based systems in which multiple devices may drive the bus. The outputs go into a high impedance state when the following condition is true:

- The  $\overline{OE}$  and  $\overline{PGM}$  pins are both high.

## Erase Mode (U.V. Windowed Versions)

Windowed products offer the capability to erase the memory array. The memory matrix is erased to the all 1's state when exposed to ultraviolet light. To ensure complete erasure, a dose of 15 watt-second/cm<sup>2</sup> is required. This means that the device window must be placed within one inch and directly underneath an ultraviolet lamp with a wavelength of 2537 Angstroms, intensity of 12,000  $\mu$ W/cm<sup>2</sup> for approximately 20 minutes.

## Programming Mode

The Express Algorithm has been developed to improve the programming throughput times in a production environment. Up to ten 100-microsecond pulses are applied until the byte is verified. No overprogramming is required. A flowchart of the express algorithm is shown in Figure 1.

Programming takes place when:

- a) V<sub>CC</sub> is brought to the proper voltage,
- b) V<sub>PP</sub> is brought to the proper V<sub>H</sub> level,
- c) the  $\overline{CE}$  pin is low,
- d) the  $\overline{OE}$  pin is high, and
- e) the PGM pin is low.

Since the erased state is "1" in the array, programming of "0" is required. The address to be programmed is set via pins A0-A12 and the data to be programmed is presented to pins O0-O7. When data and address are stable,  $\overline{OE}$  is high,  $\overline{CE}$  is low and a low-going pulse on the PGM line programs that location.

## Verify

After the array has been programmed it must be verified to ensure all the bits have been correctly programmed. This mode is entered when all the following conditions are met:

- a) V<sub>CC</sub> is at the proper level,
- b) V<sub>PP</sub> is at the proper V<sub>H</sub> level,
- c) the  $\overline{CE}$  line is low,
- d) the PGM line is high, and
- e) the  $\overline{OE}$  line is low.

## Inhibit

When programming multiple devices in parallel with different data, only CE or PGM need be under separate control to each device. By pulsing the CE or PGM line low on a particular device in conjunction with the PGM or CE line low, that device will be programmed; all other devices with CE or PGM held high will not be programmed with the data, although address and data will be available on their input pins (i.e., when a high level is present on CE or PGM); and the device is inhibited from programming.

## Identity Mode

In this mode specific data is output which identifies the manufacturer as Microchip Technology Inc. and device type. This mode is entered when Pin A9 is taken to V<sub>H</sub> (11.5V to 12.5V). The  $\overline{CE}$  and  $\overline{OE}$  lines must be at V<sub>IL</sub>. A0 is used to access any of the two non-erasable bytes whose data appears on O0 through O7.


Pin →	Input	Output									
		O 7	O 6	O 5	O 4	O 3	O 2	O 1	O 0	H e x	
Identity	A0	0	0	0	0	0	0	0	0	H e x	
Manufacturer Device Type*	V <sub>IL</sub> V <sub>IH</sub>	0 0	0 0	1 0	0 0	1 0	0 0	0 1	1 0	29 02	

\* Code subject to change.

FIGURE 1 - PROGRAMMING EXPRESS ALGORITHM

Conditions:

T<sub>amb</sub> = 25°C ±5°C  
V<sub>CC</sub> = 6.5 ±0.25V  
V<sub>PP</sub> = 13.0 ±0.25V



## **SALES AND SUPPORT**

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

<b>PART NUMBERS</b>	
<b>27C64 - 25 I / K</b>	
	<b>Package:</b>
	J Cerdip
	K Ceramic Leadless Chip Carrier
	L Plastic Leaded Chip Carrier
	P Plastic DIP
	SO Plastic SOIC
	TS Thin Small Outline Package (TSOP) 8x13.4mm
	<b>Temperature Range:</b>
	- 0°C to 70°C
	I -40°C to 85°C
	E -40°C to 125°C
	<b>Access Time:</b>
	12 120 ns
	15 150 ns
	17 170 ns
	20 200 ns
	25 250 ns
	<b>Device:</b>
	27C64 64K (8K x 8) CMOS EPROM

## Commercial/Industrial Outlines and Parameters

### COMMERCIAL AND INDUSTRIAL PARTS

Examples:

#### Part Number Suffix Designations:

XXXXXXXXX - XX X/XX XXX

**27C256T-15I/J**  
**PIC16C54-RCI/SO**

#### L ROM Code or Special Requirements

##### Case Outline

- D = Ceramic
- J = Cerdip (with window if EPROM) - all product except Microcontrollers
- K = LCC (Ceramic Leadless Chip Carrier, not thermally enhanced)
- L = PLCC (Plastic Leaded Chip Carrier)
- P = Plastic
- S = Die in Waffle Pack
- W = Die in Wafer Form
- CB = COB (Chip-On-Board)
- JN = Cerdip, no window - for Microcontrollers only
- JW = Cerdip, windowed - for Microcontrollers only
- PQ = PQFP
- SJ = Skinny Cerdip
- SL = 14-Lead Small Outline .150 mil
- SM = Small Outline .207 mil
- SN = Small Outline .150 mil
- SO = Small Outline .300 mil
- SP = Skinny Plastic Carrier
- SS = Shrink Small Outline Package
- TS = Thin Small Outline (TSOP) 8mm x 20mm
- VS = Very Small Outline (VSOP) 8 x 13mm

##### Process Temperature

- Blank = 0°C to +70°C
- I = -40°C to +85°C
- E = -40°C to +125°C

##### Speed              Frequency (EPROM / High Density EEPROM)

##### Crystal Frequency Designator for PIC16/17 Microcontrollers

-55 = 55 ns	Blank	= 20.5 MHz	LP = 4 µs - Low Power
-70 = 70 ns	-14	= 14.4 MHz	RC = 2 µs - Resistor Capacitor
-90 = 90 ns	-25	= 25.6 MHz	XT = 1 µs - Crystal
-10 = 100 ns	-32	= 32.8 MHz	HS = 20 MHz - High Speed Crystal
-12 = 120 ns			-10 = 10 MHz - High Speed Crystal
-15 = 150 ns			-04 = 4 MHz - Crystal or RC
-17 = 170 ns			-16 = 16 MHz - High Speed Crystal
-20 = 200 ns			-20 = 20 MHz - High Speed Crystal
-25 = 250 ns			-25 = 25 MHz - High Speed Crystal

##### OPTION

- = twc = 1 ms
- F = twc = 200 µs
- X = Rotated pinout
- T = Tape and Reel

##### Device Type (Up To 10 Digits)

- C = Indicates CMOS
- LC = Indicates Low Power CMOS
- AA = 1.8V
- LV = Low Voltage
- HC = High Speed
- LCS = Low Power Security



## TABLE OF CONTENTS

### SECTION 1: HERMETIC

#### A. Ceramic Side Brazed Dual In-line Package ("D" Case Outlines)

Symbol List for Side Brazed Package Parameters .....	11-1-1
8-Lead, Side Brazed, 300 mil .....	11-1-2
14-Lead, Side Brazed, 300 mil .....	11-1-3
16-Lead, Side Brazed, 300 mil .....	11-1-4
18-Lead, Side Brazed, 300 mil .....	11-1-5
22-Lead, Side Brazed, 400 mil .....	11-1-6
24-Lead, Side Brazed, 600 mil .....	11-1-7
24-Lead, Side Brazed, 600 mil, Window .....	11-1-8
28-Lead, Side Brazed, 600 mil .....	11-1-9
28-Lead, Side Brazed, 600 mil, Window .....	11-1-10
40-Lead, Side Brazed, 600 mil .....	11-1-11
40-Lead, Side Brazed, 600 mil, Window .....	11-1-12
48-Lead, Side Brazed, 600 mil .....	11-1-13

#### B. Ceramic Cerdip Dual In-line Package ("J, JW, SJ" Case Outlines)

Symbol List for Cerdip Dual In-Line Package Parameters .....	11-1-14
8-Lead, Cerdip, 300 mil .....	11-1-15
16-Lead, Cerdip, 300 mil .....	11-1-16
18-Lead, Cerdip, 300 mil .....	11-1-17
18-Lead, Cerdip, 300 mil, Window .....	11-1-18
22-Lead, Cerdip, 400 mil .....	11-1-19
24-Lead, Cerdip, 300 mil .....	11-1-20
24-Lead, Cerdip, 300 mil, Window .....	11-1-21
24-Lead, Cerdip, 600 mil .....	11-1-22
24-Lead, Cerdip, 600 mil, Window .....	11-1-23
28-Lead, Cerdip, 600 mil .....	11-1-24
28-Lead, Cerdip, 600 mil, Window .....	11-1-25
40-Lead, Cerdip, 600 mil .....	11-1-26
40-Lead, Cerdip, 600 mil, Window .....	11-1-27

#### C. Ceramic Flatpack

Symbol List for Ceramic Flatpack Package Parameters .....	11-1-28
28-Lead .....	11-1-29

#### D. Ceramic Leadless Chip Carrier (Surface Mount Package, "K" Case Outlines)

Symbol List for Ceramic Leadless Chip Carrier Package Parameters .....	11-1-30
28-Lead (Square) .....	11-1-31
28-Lead, Window (Square) .....	11-1-32
32-Lead (Rectangle) .....	11-1-33
32-Lead, FRIT (Rectangle) .....	11-1-34
32-Lead, Window (Rectangle) .....	11-1-35
32-Lead, FRIT Window (Rectangle) .....	11-1-36
44-Lead (Square) .....	11-1-37

#### E. Ceramic Leaded Chip Carrier (Surface Mount Package, "JL" Case Outlines)

Symbol List for Ceramic Leaded Chip Carrier Package Parameters .....	11-1-38
68-Lead (Window) .....	11-1-39
84-Lead (Window) .....	11-1-40



## TABLE OF CONTENTS (Cont'd)

### SECTION 2: PLASTIC

<b>A. Plastic Dual In-Line Package ("P, SP" Case Outlines)</b>	
Symbol List for Plastic Dual In-Line Package Parameters .....	11-2-1
8-Lead, 300 mil.....	11-2-2
14-Lead, 300 mil.....	11-2-3
16-Lead, 300 mil.....	11-2-4
18-Lead, 300 mil.....	11-2-5
22-Lead, 400 mil.....	11-2-6
24-Lead, 600 mil.....	11-2-7
24-Lead, 300 mil.....	11-2-8
28-Lead, 300 mil.....	11-2-9
28-Lead, 600 mil.....	11-2-10
40-Lead, 600 mil.....	11-2-11
48-Lead, 600 mil.....	11-2-12
<b>B. Plastic Leaded Chip Carrier (Surface Mount, "L" Case Outlines)</b>	
Symbol List for Plastic Leaded Chip Carrier Package Parameters .....	11-2-13
28-Lead (Square) .....	11-2-14
32-Lead (Rectangle).....	11-2-15
44-Lead (Square) .....	11-2-16
68-Lead (Square) .....	11-2-17
84-Lead (Square) .....	11-2-18
<b>C. Plastic Small Outline (SOIC) (Surface Mount, "SN, SL, SM, SW, SO" Case Outlines)</b>	
Symbol List for Plastic Small Outline Package Parameters .....	11-2-19
8-Lead, 150 mil (Body) .....	11-2-20
8-Lead, 200 mil (Body) .....	11-2-21
14-Lead, 150 mil (Body) .....	11-2-22
18-Lead, 300 mil (Body) .....	11-2-23
24-Lead, 300 mil (Body) .....	11-2-24
28-Lead, 300 mil (Body) .....	11-2-25
28-Lead, 330 mil (Body) .....	11-2-26
<b>D. Plastic Shrink Small Outline (SSOP) (Surface Mount "SS" Case Outlines)</b>	
Symbol List for Plastic Shrink Small Outline Package Parameters .....	11-2-27
20-Lead, 209 mil Body (5.30mm) .....	11-2-28
28-Lead, 209 mil Body (5.30mm) .....	11-2-29
<b>E. Plastic Thin Small Outline (TSOP) and Very Small Outline (VSOP) (Surface Mount, "TS" and "VS" Case Outlines)</b>	
Symbol List for Thin and Very Small Outline Package Parameters .....	11-2-30
28-Lead, (8 x 20mm) TSOP Type I .....	11-2-31
28-Lead, (8 x 13mm) VSOP Type I .....	11-2-32
<b>F. Plastic Metric Quad Flatpack (MQFP) (Surface Mount, "PQ" Case Outlines)</b>	
Symbol List for Plastic Metric Quad Flatpack Package Parameters .....	11-2-33
44-Lead, (10x10mm) Body 1.6/0.15mm .....	11-2-34