81C 19098 D *T-75-07./5*

ADVANCE DATA

VERY LOW VOLTAGE SPEECH CIRCUIT WITH DTMF INTERFACE


- SPEECH MODE DOWN TO 5mA/1.3V FOR PARALLEL OPERATION
- DTMF MODE DOWN TO 14mA
- A.C. BRIDGE CONFIGURATION ALLOWS ALL IMPEDANCES TO BE CONTROLLED CLOSELY
- DRIVES RECEIVERS OF 150 Ω IMPEDANCE FOR REDUCED COST
- ON CHIP DTMF INTERFACE

The L3211 is a monolithic integrated circuit in 18 pin plastic DIP package suitable to replace the hybrid circuit in the telephone set. It works with magnetic capsules in receiving and with electret microphone in sending. With its very low voltage operation the L3211 is particularly suitable to work in parallel with conventional telephone sets.


In addition to speech operation, the L3211 acts as interface for the DTMF for both feeding and signaling functions.

The L3211 basic functions are the following:

- To present the proper DC path for the line current (particular care has been paid to have very low voltage drop at low line current levels).
- To handle the voice signal, performing the 2/4 wires interface and changing the gain on both sending and receiving amplifiers to compensate for line attenuation by sensing the line current.
- To act as linear interface for the DTMF, supplying a stabilized voltage to the digital chip and delivering to the line the MF tones generated during the signaling.
- To feed with a constant voltage the electret microphone.



BLOCK DIAGRAM



This is advanced information on a new product now in development or undergoing evaluation, Details are subject to change without notice.

0199

6-12

S G S-THOMSON O7E D 370 NOZMOHT-Z 2 Z

81C 19099

D T-75-07-15

L3211


V.	Line Voltege (3ms pulse duration)	20	V
1.	Line Current	150	mΑ
P _{tot}	Total Power dissipation at $T_{amb} = 70^{\circ} C$	1	W
Top	Operating temperature	-20 to +55	°°C
T_{stg}^{op}, T_{J}	Storage and Junction temperature	-60 to +150	°C

THERMAL DATA

R _{th i-amb}	Thermal resistance junction-ambient	max	80	°C/W
		<u> </u>		

CONNECTION DIAGRAM

(Top view)



Electret Bias (VEE) The electret is biased through a voltage generator at Pin 11.

DC Regulator

This stage provides the path for the DC line current (DC characteristics) through the external resistor RDC to pin 17.

AGC (AGC T_X , AGC R_X) The Automatic Gain Control is internally fixed for both T_X , and R_X sections. The AGC function is built with low distortion stages. ۷_{DD}

A regulated voltage is available at Pin 15 for the bias of the DTMF generator. This stage has the following characteristics:

- When the line voltage drops lower then VDD, the V_{DD} output follows the line voltage.
- The load is fed through a saturated NPN transistor. During pulse dialing when the Ic is disconnected from the line, the capacitor across the V_{DD} output is discharged only by the base-emitter leakage of the NPN transistor. This allows this capacitor to be used for "Keep Alive Memory" in pulse dialing

02 00

6 - 13

40

BLOCK DESCRIPTION (continued)

Sending/Receiving Stages

A differential input stage is available in sending. The sending/receiving gains are internally fixed. Nevertheless, sending gain can be adjusted by varying the electret bias and receiving gain can be adjusted by rearranging the external balancing network R_1 , R_2 , Z_B .

Confidence Level

A confidence level gain stage is built in parallel with the input receiving stage. During DTMF mode the C.L. gain stage is turned on and the input receiving stage is turned off. This permits a fixed amount of DTMF signal when receiving.

DTMF Amplifier and Filter

The DTMF transconductance output amplifier is available between pins 14 and 16. An external resistor at Pin 14 controls the amount of DTMF gain. A buffer stage for filtering an incoming DTMF gain. A buffer stage for filtering an incoming DTMF tone is provided between pin 12 and 13.

Fig. 1 - Application and test circuit


Mute

The functions performed by the mute (active high, pin 10) are:

- Mute of the sending path
- Reduction of the sending/receiving consumption.
- Increase of the source current at the regulated output V_{DD} .
- Increase of the line voltage.
- Switching of the ABC into the high current mode.
- Mute of the first stage in receiving.
- Turn on of the confidence level stage.
- Bias of the DTMF amplifier stage and filter.

Pmute

When Pmute (Pin 9) is low the confidence level signal in receiving is muted.



41

0201

1.3211

ELECTRICAL CHARACTERISTICS ($\dot{T}_{amb}=25^{\circ}\text{C}$, f = 200 to 3400Hz, S2 in position (a) on the test circuit, unless otherwise specified).

Parameter		Test Conditions		Min	Тур	Max	Unit	Fig.
PEECH	OPERATION for IL = 20	mA to 125mA						
٧٢	Line Voltage	IL = 20mA IL = 125mA				5.1 12	V	
G _S	Sending Gain	f = 1KHz V _{MI} = 3mV	I _ = 42mA I _ = 96mA	39 35		41 37	dB dB	2
	Sending Distortion	f = 1KHz IL = 20mA	V _{SO} = 700mV			2	%	2
	Sending Noise	V _{MI} = 0V			-70		dBmp	2
	Micro Input Impedance	V _{M1} = 3V	·	40			ΚΩ	
G _R	Receiving gain	V _{RI} = 0.3V f = 1KHz	IL= 42mA IL= 96mA	-11 -15		-9 -13	dB dB	3
	Receiving Distortion	f = 1KHz IL = 20mA	V _{RO} = 440mV			2	%	3
	Receiving Noise	V _{RI} = 0			100		μV	3
	Receiving out impedance	V _{RO} = 50mV			30		Ω	
	Sidetone	f = 1KHz			36		dB	2
Z _{ML}	Line matching impedance	V _{RI} = 0.3V	f = 1KHz		600		Ω	3
	Return Loss	V _{RI} = 0.3V	f = 1KHz	-14			dB	3
VEE	Electret Bias			2.4			V	
ÍEE	Electret Supply Current			0.5			mA	
V _{DD}	DTMF Supply Voltage		. ,	2,4			V	
IDD	DTMF Stand-by Supply Current			0.5			mA	
PEECH	OPERATION for IL = 5	mA to 20mA						
VL	Line Voltage	1_ = 5mA				1.3	V	
Vso	Sending dyn. input voltage	1_ = 5mA			100		mV _{rms}	

0202

 I_{RO}

 v_{EE}

A-01

Receiving dyn, output

current

Electret bias

42

 $I_L = 5mA$

1_ = 5mA

8,0

mΑ



ELECTRICAL CHARACTERISTICS (continued)

	Parameter	Test Conditions	Min	Тур	Max	Unit	Fig.
DTMF INTE	RFACE AND OPERATION	ON I _L = 20mA to 125	5mA	-1	<u> </u>		
V _{DD}	DTMF Supply Voltage	\$2 in (b)	2.4			V	
IDD	DTMF Supply Current	\$2 in (b)	2.5			mA	
V _{Pi}	Sinusoidal Input pair level (Pin 12)	V _{DD} = 2.5V		3,4		V _{PP}	5
DTMF	Amplifier Gain	f _{MF in} = 1KHz V _{MF in} = 80mV	-3.3	-2.3	-1.3	dB	4
DTMF	Transient Voltage				V _L +5	V	
R	Input impedance	V _{MF in} = 80mV	60			ΚΩ	
	Signal Tone Dist.	I _L = 14mA		2		%	
	Starting Delay Time				5	ms	
VIL	Mute Input Low				1.0	v	
VIH	Mute Input High		2.0			v	
V _{CL}	Conf. level gain (20 log ₁₀ VRO / V _{SO}		-24		-30	dB	
	Sending Gain Mute	V _{M1} = 3mV S2 in (b)		-60		dВ	2
I _{LEAK} V _{DD}	Leakage	V _{DD} = 2.5V		2		nA	
OTMF INTE	RFACE AND OPERATION	ON 14mA to 20mA		L	!	L	
l _b	Boost Current (Pin 12)			100		μΑ	
V _{SO}	Sinusoidal Output Levels	High Low		-9 -11		dBm dBm	
ULSE DIAL	ING OPERATION			L	L	l 	
lρL	Input Low Current Pmute	,			50	μА	
I _{LEAK}	Input High Current Pmute		1		-10	μΑ	
	Confidence Level	Pmute Low		-40	-	dB	3

0203

A-02

43

TEST CIRCUITS

5-9052

