



PI74FCT322501T PI74FCT322Q501T

Fast CMOS 36-Bit Registered Transceiver with 3-State Outputs

Product Features

Common Features

- $V_{CC}=5V \pm 10\%$
- Hysteresis on all inputs
- Bus Hold retains last active bus state during 3-state
- Internal resistors eliminates the need for external pullup resistors
- Packages available:
– 100-pin TQFP (F100)

PI74FCT322501T Features

- Balanced output drivers: $\pm 24mA$

PI74FCT322Q501T Features

- Balanced output drivers:
 $\pm 12mA$
- Output impedance
 35Ω (typical)

Product Description

Pericom Semiconductor's PI74FCT series of logic circuits are produced in the Company's advanced 0.6 micron CMOS technology, achieving industry leading speed grades.

The PI74FCT322501T and PI74FCT322Q501T are 36-bit registered bus transceivers designed with D-type latches and flip-flops to allow data flow in transparent, latched, and clocked modes. The Output Enable ($\overline{xOEAB}$ and $\overline{xOEBA}$), Latch Enable ($\overline{xLEAB}$ and $\overline{xLEBA}$) and Clock ($\overline{xCLKAB}$ and $\overline{xCLKBA}$) inputs control the data flow in each direction.

When $\overline{xLEAB}$ is HIGH, the device operates in transparent mode for A-to-B data flow. When $\overline{xLEAB}$ is LOW, the A data is latched if $\overline{xCLKAB}$ is held at a HIGH or LOW logic level. When $\overline{xLEAB}$ is LOW, the A bus data is stored in the latch/flip-flop on the transition of $\overline{xCLKAB}$. Data flow from B port to A port is similar to that of A port to B port but uses $\overline{xOEBA}$, $\overline{xLEBA}$ and $\overline{xCLKBA}$.

Internal $50K\Omega$ pullup and pulldown resistors are provided for the two Output Enable inputs. $\overline{xOEAB}$ should be tied to GND through a pulldown resistor. Its minimum value is determined by the current-sourcing capability of the driver. The Output Enables are complementary ($\overline{xOEAB}$ is active HIGH and $\overline{xOEBA}$ is active LOW).

The PI74FCT322501T and PI74FCT322Q501T have "Bus Hold" which retains the input's last state whenever the input goes to high-impedance preventing "floating" inputs and eliminating the need for pullup/down resistors.

The PI74FCT322501T and PI74FCT322Q501T are designed with current limiting resistors at its outputs to control the output edge rate resulting in lower ground bounce and undershoot.



The PI74FCT322Q501T also features an additional internal series resistor which further minimizes noise. This virtually eliminates the need for any external terminating resistors for most low noise bus interface applications. This noise suppression benefit is designated by the letter "Q" (for quiet) in the part number.

Truth Table^(1,4)

Inputs				Outputs
$\overline{xOEAB}$	$\overline{xLEAB}$	$\overline{xCLKAB}$	Ax	Bx
L	X	X	X	Z
H	H	X	L	L
H	H	X	H	H
H	L	$\uparrow$	L	L
H	L	$\uparrow$	H	H
H	L	H	X	B ⁽²⁾
H	L	L	X	B ⁽³⁾


Notes:

1. A-to-B data flow is shown. B-to-A data flow is similar but uses $\overline{xOEBA}$, $\overline{xLEBA}$, and $\overline{xCLKBA}$.
2. Output level before the indicated steady-state input conditions were established.
3. Output level before the indicated steady-state input conditions were established, provided that $\overline{xCLKAB}$ was LOW before $\overline{xLEAB}$ went LOW.
4. H = High Voltage Level
L = Low Voltage Level
Z = High Impedance
 $\uparrow$ = LOW-to-HIGH Transition

Logic Block Diagram




Product Pin Configuration



Product Pin Description

Pin Name	Description
xOEAB	A-to-B Output Enable Inputs (Active HIGH)
xOEBA	B-to-A Output Enable Inputs (Active LOW)
xLEAB	A-to-B Latch Enable Inputs
xLEBA	B-to-A Latch Enable Inputs
xCLKAB	A-to-B Clock Inputs
xCLKBA	B-to-A Clock Inputs
xAx	A-to-B Data Inputs or B-to-A 3-State Outputs
xBx	B-to-A Data Inputs or A-to-B 3-State Outputs
GND	Ground
VCC	Power

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	–55°C to +125°C
Ambient Temperature with Power Applied	–40°C to +85°C
Supply Voltage to Ground Potential (Inputs & V _{CC} Only)	–0.5V to +7.0V
Supply Voltage to Ground Potential (Outputs & D/O Only)	–0.5V to +7.0V
DC Input Voltage	–0.5V to +7.0V
DC Output Current	120 mA
Power Dissipation	1.2W

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

DC Electrical Characteristics (Over the Operating Range, T_A = –40°C to +85°C, V_{CC} = 5.0V ± 10%)

Parameters	Description	Test Conditions ⁽¹⁾		Min.	Typ ⁽²⁾	Max.	Units
V _{IH}	Input HIGH Voltage	Guaranteed Logic HIGH Level		2.0			V
V _{IL}	Input LOW Voltage	Guaranteed Logic LOW Level				0.8	V
I _{IH}	Input HIGH Current	Standard Input, V _{CC} = Max.	V _{IN} = V _{CC}			1	μA
I _{IH}	Input HIGH Current	Standard I/O, V _{CC} = Max.	V _{IN} = V _{CC}			1	μA
I _{IH}	Input HIGH Current	Bus Hold Input ⁽⁴⁾ , V _{CC} = Max.	V _{IN} = V _{CC}			±100	μA
I _{IH}	Input HIGH Current	Bus Hold I/O ⁽⁴⁾ , V _{CC} = Max.	V _{IN} = V _{CC}			±100	μA
I _{IL}	Input LOW Current	Standard Input, V _{CC} = Min.	V _{IN} = GND			–1	μA
I _{IL}	Input LOW Current	Standard I/O, V _{CC} = Min.	V _{IN} = GND			–1	μA
I _{IL}	Input LOW Current	Bus Hold Input ⁽⁴⁾ , V _{CC} = Min.	V _{IN} = GND			±100	μA
I _{IL}	Input LOW Current	Bus Hold I/O ⁽⁴⁾ , V _{CC} = Min.	V _{IN} = GND			±100	μA
I _{BHH}	Bus Hold	Bus Hold Input ⁽⁴⁾ , V _{CC} = Min.	V _{IN} = 2.0V	–50			μA
I _{BHL}	Sustain Current		V _{IN} = 0.8V	+50			
I _{BHHO}	Bus Hold	Bus Hold Input ⁽⁴⁾ , V _{CC} = Max.	V _{IN} = 1.5V			TBD	mA
I _{BHLO}	Overdrive Current						
I _{OZH}	High-Impedance	V _{CC} = Max.	V _{OUT} = 2.7V			1	μA
I _{OZL}	Output Current (3-State Outputs)	V _{CC} = Max.	V _{OUT} = 0.5V			–1	μA
V _{IK}	Clamp Diode Voltage	V _{CC} = Min., I _{IN} = –18 mA			–0.7	–1.2	V
I _{OS}	Short Circuit Current	V _{CC} = Max. ⁽³⁾ , V _{OUT} = GND		–80	–140	–200	mA
I _O	Output Drive Current	V _{CC} = Max. ⁽³⁾ , V _{OUT} = 2.5V		–50		–180	mA
V _H	Input Hysteresis				100		mV

Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V_{CC} = 5.0V, +25°C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. Pins with Bus Hold are identified in the pin description.

PI74FCT322501T Output Drive Characteristics (Over the Operating Range)

Parameters	Description	Test Conditions ⁽¹⁾		Min.	Typ ⁽²⁾	Max.	Units
V _{OH}	Output HIGH Voltage	V _{CC} = Min., V _{IN} = V _{IH} or V _{IL}	I _{OH} = -24.0 mA	2.4	3.3	—	V
V _{OL}	Output LOW Voltage	V _{CC} = Min., V _{IN} = V _{IH} or V _{IL}	I _{OL} = 24 mA	—	0.3	0.55	V
I _{ODL}	Output LOW Current	V _{CC} = 5V, V _{IN} = V _{IH} or V _{IL} , V _{OUT} = 1.5V ⁽³⁾		60	115	150	mA
I _{ODH}	Output HIGH Current	V _{CC} = 5V, V _{IN} = V _{IH} or V _{IL} , V _{OUT} = 1.5V ⁽³⁾		-60	-115	-150	mA

PI74FCT322Q501T Output Drive Characteristics (Over the Operating Range)

Parameters	Description	Test Conditions ⁽¹⁾		Min.	Typ ⁽²⁾	Max.	Units
V _{OH}	Output HIGH Voltage	V _{CC} = Min., V _{IN} = V _{IH} or V _{IL}	I _{OH} = -12.0 mA	2.4	3.3	—	V
V _{OL}	Output LOW Voltage	V _{CC} = Min., V _{IN} = V _{IH} or V _{IL}	I _{OL} = 12 mA	—	0.3	0.55	V
I _{ODL}	Output LOW Current	V _{CC} = 5V, V _{IN} = V _{IH} or V _{IL} , V _{OUT} = 1.5V ⁽³⁾		—	TBD	—	mA
I _{ODH}	Output HIGH Current	V _{CC} = 5V, V _{IN} = V _{IH} or V _{IL} , V _{OUT} = 1.5V ⁽³⁾		—	TBD	—	mA

Capacitance (T_A = 25°C, f = 1 MHz)

Parameters ⁽⁴⁾	Description	Test Conditions	Typ.	Max.	Units
C _{IN}	Input Capacitance	V _{IN} = 0V	4.5	6	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0V	5.5	8	pF

Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device type.
2. Typical values are at V_{CC} = 5.0V, +25°C ambient and maximum loading.
3. Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
4. This parameter is determined by device characterization but is not production tested.

Power Supply Characteristics

Parameters	Description	Test Conditions ⁽¹⁾		Min.	Typ ⁽²⁾	Max.	Units
I _{CC}	Quiescent Power Supply Current	V _{CC} = Max.	V _{IN} = GND or V _{CC}		0.2	20	μA
ΔI _{CC}	Supply Current per Input @ TTL HIGH	V _{CC} = Max.	V _{IN} = 3.4V ⁽³⁾		1.0	6.0	mA
I _{CCD}	Supply Current per Input per MHz ⁽⁴⁾	V _{CC} = Max., Outputs Open OEAB = $\overline{\text{OEBA}}$ = V _{CC} or GND One Bit Toggling 50% Duty Cycle	V _{IN} = V _{CC} V _{IN} = GND		150	240	μA/ MHz

Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for the applicable device.
2. Typical values are at V_{CC} = 5.0V, +25°C ambient.
3. Per TTL driven input (V_{IN} = 3.4V); all other inputs at V_{CC} or GND.
4. This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.



PI74FCT322501/322Q501T Switching Characteristics over Operating Range

Parameters	Description		Conditions ⁽¹⁾	322501/Q501AT		322501/Q501CT		322501/Q501DT		322501/Q501ET		Unit
				Com.		Com.		Com.		Com.		
				Min	Max	Min	Max	Min	Max	Min	Max	
tPLH tPHL	Propagation Delay Ax to Bx or Ax to Bx		C _L = 50 pF R _L = 500Ω	1.5	5.1	1.5	4.6	1.5	4.1	1.5	3.8	ns
tPLH tPHL	Propagation Delay xLEBA to Ax, xLEAB to Bx			1.5	5.6	1.5	5.3	1.5	4.6	1.5	4.2	ns
tPLH tPHL	Propagation Delay xCLKBA to Ax, CLKAB to Bx			1.5	5.6	1.5	5.3	1.5	4.6	1.5	4.2	ns
tpZH tpZL	Output Enable Time xOEBA to Ax, xOEAB to Bx			1.5	6.0	1.5	5.6	1.5	5.2	1.5	4.8	ns
tpHZ tplZ	Output Disable Time ⁽³⁾ xOEBA to Ax, xOEAB to Bx			1.5	5.6	1.5	5.2	1.5	5.2	1.5	5.2	ns
tsu	Setup Time HIGH or LOW Ax to xCLKAB, Bx to xCLKBA			3.0	—	3.0	—	3.0	—	2.4	—	ns
th	Hold Time HIGH or LOW Ax to xCLKAB, Bx to xCLKBA			0	—	0	—	0	—	0	—	ns
tsu	Setup Time HIGH or LOW Ax to xLEAB, Bx to xLEBA	Clock HIGH		3.0	—	3.0	—	3.0	—	2.0	—	ns
		Clock LOW		1.5	—	1.5	—	1.5	—	1.5	—	ns
th	Hold Time HIGH or LOW Ax to xLEAB, Bx to xLEBA			1.5	—	1.5	—	1.5	—	0.5	—	ns
tw	xLEAB or xLEBA Pulse Width HIGH ⁽³⁾			3.0	—	3.0	—	3.0	—	3.0	—	ns
tw	xCLKAB or xCLKBA Pulse Width HIGH or LOW ⁽³⁾			3.0	—	3.0	—	3.0	—	3.0	—	ns
tsk(o)	Output Skew ⁽⁴⁾			—	0.5	—	0.5	—	0.5	—	0.5	ns

Notes:

1. See test circuit and wave forms.
2. Minimum limits are guaranteed but not tested on Propagation Delays.
3. This parameter is guaranteed but not production tested.
4. Skew between any two outputs, of the same package, switching in the same direction. This parameter is guaranteed by design.