




TriQuint's GA9103 is one of the three devices of the FC-265 chip set designed to support the requirements of Fibre Channel Standard X3T9.3. The GA9103 is an encoder/decoder (ENDEC) integrated circuit which implements the 8b/10b encoding/decoding scheme for data, ordered sets and line states associated with the Fibre Channel Physical Level Standard (FC-PH). In addition, the CMOS ENDEC chip performs 32-bit CRC and parity generate/check functions. It interfaces to TriQuint's GA9101 and GA9102 Transmitter and Receiver, respectively, and to either the fabric or the device link protocol controller.

The FC-265 (GA9101, GA9102 and GA9103) provides a comprehensive electrical and physical interface for Fibre Channel. These chips are designed to operate at 265.625 Megabaud, one of the operating speeds specified by the standard.

The Fibre Channel provides a transport vehicle for the upper-layer Intelligent Peripheral Interface (IPI) and Small Computer System Interface (SCSI) command sets, the High-Performance Parallel Interface (HIPPI) data link layer, and other user-defined command sets. The Fibre Channel is capable of replacing the SCSI, IPI, and HIPPI physical interfaces with a protocol-efficient alternative that provides performance improvements in distance and/or speed.

IPI and SCSI commands and HIPPI data link operations may all be intermixed on the Fibre Channel. Proprietary and other command sets may also use and share the Fibre Channel. See Figure 2.

GA9103

265 Mbaud Fibre Channel ENDEC

Features

- For Fibre Channel, point-to-point, network, and SCSI applications
- With fiber optics, the FC-265 chip set provides a complete FC-0, FC-1 solution
- 8b/10b Encode/Decode of data, ordered sets, and line states
- TTL-compatible 10-bit-wide Transmitter/Receiver interface with 26.5625 MHz byte clock
- CRC and Parity Generate/Check
- Common chip for fabric and device adapters
- Multiplexed data/control 8-bit system interface
- 68-pin PLCC

DATA
COM
PRODUCTS

GA9103

The Fibre Channel is optimized for predictable transfers of large blocks of data such as those used in file transfers between processors (supercomputer, mainframe, super-mini, etc.), storage systems (disk and tape), communications, and output-only devices such as laser printers and raster-scan graphics terminals.

The Transmitter/Receiver chips, designed with TriQuint's proprietary 0.7 micron One-Up™ GaAs process, interface either directly to the electrical medium or to the fiber-optic interface. The chips implement parallel-to-serial conversion, bit clock generation, receive clock/data recovery, and serial-to-parallel conversion.

The Fibre Channel protocol is simple and economical and enhances system throughput. The transmission medium is isolated from the control protocol so that implementation of point-to-point links, multi-drop buses, rings, crosspoint switches, or other special implementations may be made in a technology best suited to the usage environment. Fibre channel is organized into five layers as shown in Figure 1. With this standard, the user may communicate over distances up to 10 km at baud rates of 132.8125 Megabaud to 1.0625 Gigabaud. This standard will support links over coaxial and fiber-optic cables.

Along with a fiber-optic module, this chipset will provide complete FC-0 and FC-1 solutions for a Fibre Channel data link.

Figure 1. GA9103 ENDEC Block Diagram





Figure 2. Layers of Fibre Channel**Functional Description**

The GA9103 has an 8-bit inter-face to the host side and a 10-bit interface to the Transmitter (Tx) and the Receiver (Rx). The device has two major independent functional blocks, the ENCODE and the DECODE. The ENCODE block interfaces with the Tx and the DECODE with the Rx. Below are the details of the two functional blocks.

Encode

The PARITY CHECK block compares the input odd parity with that of the incoming data, CTXD0..7 and CTXCO. If the number of ones in the input is an even number, CTPX will be HIGH. If the number of ones in the input data is odd, CTPX will be LOW. If there is a parity error, it is flagged through the PERR signal. In the pass-through mode (RAWTx=1), PERR is forced to zero.

The 32-bit Generate/Check CRC block either generates or checks the 32-bit CRC for the incoming 8-bit bus, CTXD0..7. The methodology, polynomials, and equations for the 32-bit CRC are the same as the FDDI's Frame Check Sequence, as adopted by Fibre Channel. A 32-bit CRC is computed for every frame and the computation begins after the receipt of the Start-of-Frame (SOF) ordered set and finishes one byte before

the End-of-Frame (EOF). The CRC corresponds to the ones complement of the remainder obtained by dividing the frame sequence polynomial $H(x)$ by the following generator polynomial:

$$G(x) = X^{32} + X^{26} + X^{23} + X^{22} + X^{16} + X^{12} + X^{11} + X^{10} + X^8 + X^7 + X^5 + X^4 + X^2 + X + 1$$

The frame sequence polynomial is formed as follows: the bits of the frame are treated as a coefficient of a polynomial $D(x)$ of order k , where k is one degree less than the total number of bits. The polynomial $H(x)$ is formed by multiplying $D(x)$ by X^{32} and inverting the 32 terms of the resulting polynomial starting at the $X(k+32)$ term. The order of computation within a byte is made starting with the least-significant bit (CTXD0) and continuing through to the most-significant bit (CTXD7). The CRC is appended to the incoming data, starting with the most significant coefficient (X^{31}) and continuing through to the least-significant coefficient.

The CRC check is performed by checking the remainder at the end of the incoming frame against the expected value. If the incoming CRC is correct, the remainder should be "C704DD7B" (Hex), in the order of reception. If an error occurs, it is flagged by the TERR pin. In the pass-through mode, the CRC function is disabled. The Generate CRC function is enabled at the device interface and the Check CRC function is enabled at the fabric interface by means of the CTXC1 input signal. A logic HIGH on the CTXC1 pin indicates the Generate CRC function is selected, while a logic LOW indicates that the Check CRC is selected. When initiated, the Generate/Check CRC commences after the Start-of-Frame signal, and ends prior to the End-of-Frame signal. (See Figures 3 and 4.)

To start the computation of the 32-bit Generate CRC mode in the ENCODE block, the following conditions must be met: CTXC1 is HIGH, the previous encoded

word was Start-of-Frame (SOF), and the CTXC0 signal goes from HIGH to LOW. The CRC computation is complete when the CTXC0 signal goes back HIGH. The CTXC0 signal must be HIGH for at least four byte clocks in order to append the CRC to the transmitted data. In the Generate CRC mode, the signal at the TERR pin (CRC Error) is LOW. The timing for the Generate CRC mode is shown in Figure 5. While the internal logic does check for parity during the CRC Append cycle, the four input bytes at CTXD0..7 are ignored.


To initiate the 32-bit Check CRC mode in the ENCODE block, the following state is required: the CTXC0 signal goes from HIGH to LOW, the previous encoded ordered set was SOF, and CTXC1 is LOW. When the CTXC0 signal goes back to HIGH, the CRC computation is complete. The computed value is compared to "C704DD7B" (Hex) to see if an error occurred. If there is a CRC error, it is flagged through the TERR pin going HIGH for one byte time at the End-of-Frame. The timing for the Check CRC mode is shown in Figure 6.

The 8b/10b and Ordered Set ENCODER encodes the data as per the Fibre Channel rules for encoding. The encoding of valid data and special characters are shown in Tables 1 and 2. The tables have two columns of encoded output based on the current Running Disparity (R_D). The current Running Disparity may be positive or negative on power up, but on RESETN being activated, it is always negative. A new Running Disparity is calculated from the transmitted character. It is forced negative if: 1) Sig = 1, CTXC0 = 1, and the Ordered Set encode is a primitive, such as R-Rdy, etc., or 2) when the link exits the diagnostic (RAW) mode. The ordered sets are then encoded according to Table 3. Each ordered set is four bytes wide.

The ordered set encoding procedure is as follows: the ENCODER looks at the CXTD0..7 signal inputs while the Ordered Set, CXTC0, signal is HIGH and encodes four

bytes, based on the contents of CTXD0..7. The contents of CTXD0..7 in the next three bytes are ignored. The fields within the first byte, CTXD0..7, of the word for the Ordered Set Encoding are shown in Figure 3. CTXD7 corresponds to the Cntl signal. The Cntl signal,

Figure 3. Data Fields for Fibre Channel Ordered Set Encoding



when LOW, indicates Fibre Channel-defined ordered sets are being transmitted. When the Cntl signal is HIGH, undefined ordered sets are being transmitted. The Sig signal (CTXD6), when HIGH, indicates the Line State ordered set is being transmitted, and, when LOW, indicates an ordered set other than the Line State is being transmitted. SOF (CTXD5), when HIGH, indicates the Start-of-Frame ordered set is being transmitted, and EOF (CTXD4), when HIGH, indicates the End-of-Frame ordered set is being transmitted. Type (CTXD3..0) indicates the type of ordered sets within the SOF, EOF, Line States and Undefined categories that is being transmitted.

If PERR or TERR is HIGH within a frame, EOF_n and EOF_t for that particular frame are transmitted as EOF_{ni} (see Table 3). Similarly, if PERR or TERR is HIGH while EOF_{dt} is being transmitted, it is encoded as EOF_{dti} , to indicate an invalid condition at the node.

The MUX selects between the 8b/10b ENCODER output and the data inputs, CTXD0..7. When the RAWTx input signal is HIGH, the inputs CTXD0..7, CTXP, and CTXC0 are selected, and TERR = 0. When the RAWTx input is LOW, the ENCODER output is selected. The output of the MUX is 10 bits wide and is clocked into the REGISTER using the transmit byte clock, TXCLK, from

up to five byte clocks to clear the internal state machines after the RESETN input goes back HIGH.

The bit ordering for transmission in the RAW mode is CTXD0..7, CTPX1 and CTXC0. It corresponds to mapping these signals to BTXD9..0, respectively.

The timing diagram shows three signals over time:

- TXCLK**: A periodic square wave signal.
- CTXCO**: A signal that transitions from low to high and then back to low.
- TERR**: A signal that transitions from low to high and then back to low.

The diagram illustrates the timing of SPI signals during a data transfer. The signals are:

- CTXD0..7**: Master transmit data bus. It shows an IDLE state, followed by 3 Bytes of data ("d"), an SOF (Start of Frame) marker, another 3 Bytes of data ("d"), a CRC Computation period (D0, D1, ..., Dn-3, Dn-2, Dn-1), an EOF (End of Frame) marker, and finally 7 Bytes of data ("d") followed by IDLE.
- CTXC1**: Master transmit clock. It is a continuous clock signal with a break in the middle.
- CTXC0**: Master transmit chip select. It is an active-low signal that goes low for 1 Byte, high for 3 Bytes, low for 1 Byte, and then high again. There is a break in the middle.
- CRC Append (internal signal)**: An internal signal that goes high for 4 Bytes after the data transfer.
- BTXD0..9**: Slave transmit data bus. It shows an IDLE state, followed by 4 Bytes of data, an SOF marker, 4 Bytes of data, a CRC Computation period (D0, D1, ..., Dn-3, Dn-2, Dn-1), a CRC field, and an EOF marker. The total duration is divided into 4 Bytes, 4 Bytes, n Bytes, 4 Bytes, and 4 Bytes segments.

Below the diagram, the following text is present:

"n" is the data packet size. "n" is divisible by 4
 "d" is "don't care," but parity is checked.

The diagram illustrates the timing of CTX and BTX signals during CRC computation and CRC check. The top section shows the CTX signal (CTXD0..7, CTXC1, CTXC0, CRC Check (internal signal), TERR) and the BTX signal (BTXD0..9). The CTX signal is divided into segments: IDLE, 3 Bytes "d", SOF, 3 Bytes "d", CRC Computation (D0, D1, Dn-3, Dn-2, Dn-1), 4 Bytes, EOF, and 3 Bytes "d". The BTX signal is divided into segments: IDLE, SOF, D0, D1, Dn-3, Dn-2, Dn-1, CRC, EOF, and IDLE. The CRC Check (internal signal) is active during the CRC Computation and CRC segments. The TERR signal is active during the CRC Check segment. The timing is marked with 4 Bytes intervals.

GA9103

Table 1. Valid Data Characters – Encoding

Data Byte Name	HGF	Bits EDCBA ¹	Current abcdei	RD – fghj ²	Current abcdei	RD + fghj ²
D0.0	000	00000	100111	0100	011000	1011
D1.0	000	00001	011101	0100	100010	1011
D2.0	000	00010	101101	0100	010010	1011
D3.0	000	00011	110001	1011	110001	0100
D4.0	000	00100	110101	0100	001010	1011
D5.0	000	00101	101001	1011	101001	0100
D6.0	000	00110	011001	1011	011001	0100
D7.0	000	00111	111000	1011	000111	0100
D8.0	000	01000	111001	0100	000110	1011
D9.0	000	01001	100101	1011	100101	0100
D10.0	000	01010	010101	1011	010101	0100
D11.0	000	01011	110100	1011	110100	0100
D12.0	000	01100	001101	1011	001101	0100
D13.0	000	01101	101100	1011	101100	0100
D14.0	000	01110	011100	1011	011100	0100
D15.0	000	01111	010111	0100	101000	1011
D16.0	000	10000	011011	0100	100100	1011
D17.0	000	10001	100011	1011	100011	0100
D18.0	000	10010	010011	1011	010011	0100
D19.0	000	10011	110010	1011	110010	0100
D20.0	000	10100	001011	1011	001011	0100
D21.0	000	10101	101010	1011	101010	0100
D22.0	000	10110	011010	1011	011010	0100
D23.0	000	10111	111010	0100	000101	1011
D24.0	000	11000	110011	0100	001100	1011
D25.0	000	11001	100110	1011	100110	0100
D26.0	000	11010	010110	1011	010110	0100
D27.0	000	11011	110110	0100	001001	1011
D28.0	000	11100	001110	1011	001110	0100
D29.0	000	11101	101110	0100	010001	1011
D30.0	000	11110	011110	0100	100001	1011
D31.0	000	11111	101011	0100	010100	1011
D0.1	001	00000	100111	0001	011000	1001
D1.1	001	00001	011101	0001	100010	1001
D2.1	001	00010	101101	0001	010010	1001
D3.1	001	00011	110001	0001	110001	1001
D4.1	001	00100	110101	0001	001010	1001
D5.1	001	00101	101001	0001	101001	1001
D6.1	001	00110	011001	0001	011001	1001
D7.1	001	00111	111000	0001	000111	1001
D8.1	001	01000	111001	0001	000110	1001
D9.1	001	01001	100101	0001	100101	1001
D10.1	001	01010	010101	0001	010101	1001
D11.1	001	01011	110100	0001	110100	1001
D12.1	001	01100	001101	0001	001101	1001
D13.1	001	01101	101100	0001	101100	1001
D14.1	001	01110	011100	0001	011100	1001
D15.1	001	01111	010111	0001	101000	1001
D16.1	001	10000	011011	0001	100100	1001
D17.1	001	10001	100011	0001	100011	1001
D18.1	001	10010	010011	0001	010011	1001
D19.1	001	10011	110010	0001	110010	1001
D20.1	001	10100	001011	0001	001011	1001
D21.1	001	10101	101010	0001	101010	1001
D22.1	001	10110	011010	0001	011010	1001
D23.1	001	10111	111010	0001	000101	1001
D24.1	001	11000	110011	0001	001100	1001
D25.1	001	11001	100110	0001	100110	1001
D26.1	001	11010	010110	0001	010110	1001
D27.1	001	11011	110110	0001	001001	1001
D28.1	001	11100	001110	0001	001110	1001
D29.1	001	11101	101110	0001	010001	1001
D30.1	001	11110	011110	0001	100001	1001
D31.1	001	11111	101011	0001	010100	1001
D0.2	010	00000	100111	0101	011000	0101
D1.2	010	00001	011101	0101	100010	0101
D2.2	010	00010	101101	0101	010010	0101
D3.2	010	00011	110001	0101	110001	0101
D4.2	010	00100	110101	0101	001010	0101
D5.2	010	00101	101001	0101	101001	0101
D6.2	010	00110	011001	0101	011001	0101
D7.2	010	00111	111000	0101	000111	0101
D8.2	010	01000	111001	0101	000110	0101
D9.2	010	01001	100101	0101	100101	0101
D10.2	010	01010	010101	0101	010101	0101
D11.2	010	01011	110100	0101	110100	0101
D12.2	010	01100	001101	0101	001101	0101
D13.2	010	01101	101100	0101	101100	0101
D14.2	010	01110	011100	0101	011100	0101
D15.2	010	01111	010111	0101	101000	0101
D16.2	010	10000	011011	0101	100100	0101
D17.2	010	10001	100011	0101	100011	0101
D18.2	010	10010	010011	0101	010011	0101
D19.2	010	10011	110010	0101	110010	0101
D20.2	010	10100	001011	0101	001011	0101
D21.2	010	10101	101010	0101	101010	0101
D22.2	010	10110	011010	0101	011010	0101
D23.2	010	10111	111010	0101	000101	0101
D24.2	010	11000	110011	0101	001100	0101
D25.2	010	11001	100110	0101	100110	0101
D26.2	010	11010	010110	0101	010110	0101
D27.2	010	11011	110110	0101	001001	0101
D28.2	010	11100	001110	0101	001110	0101
D29.2	010	11101	101110	0101	010001	0101
D30.2	010	11110	011110	0101	100001	0101
D31.2	010	11111	101011	0101	010100	0101
D0.3	011	00000	100111	0011	011000	1100
D1.3	011	00001	011101	0011	100010	1100
D2.3	011	00010	101101	0011	010010	1100
D3.3	011	00011	110001	0011	110001	0011
D4.3	011	00100	110101	0011	001010	1100
D5.3	011	00101	101001	0011	101001	0011
D6.3	011	00110	011001	0011	011001	0011
D7.3	011	00111	111000	0011	000111	0011
D8.3	011	01000	111001	0011	000110	1100
D9.3	011	01001	100101	0011	100101	0011
D10.3	011	01010	010101	0011	010101	0011
D11.3	011	01011	110100	0011	110100	0011
D12.3	011	01100	001101	0011	001101	0011
D13.3	011	01101	101100	0011	101100	0011
D14.3	011	01110	011100	0011	011100	0011
D15.3	011	01111	010111	0011	101000	1100
D16.3	011	10000	011011	0011	100100	1100
D17.3	011	10001	100011	0011	100011	0011
D18.3	011	10010	010011	0011	010011	0011
D19.3	011	10011	110010	0011	110010	0011
D20.3	011	10100	001011	0011	001011	0011
D21.3	011	10101	101010	0011	101010	0011
D22.3	011	10110	011010	0011	011010	0011
D23.3	011	10111	111010	0011	000101	1100
D24.3	011	11000	110011	0011	001100	1100
D25.3	011	11001	100110	0011	100110	0011
D26.3	011	11010	010110	0011	010110	0011
D27.3	011	11011	110110	0011	001001	1100
D28.3	011	11100	001110	0011	001110	0011
D29.3	011	11101	101110	0011	010001	1100
D30.3	011	11110	011110	0011	100001	1100
D31.3	011	11111	101011	0011	010100	1100
D0.4	100	00000	100111	0010	011000	1101
D1.4	100	00001	011101	0010	100010	1101
D2.4	100	00010	101101	0010	010010	1101
D3.4	100	00011	110001	0010	110001	0010
D4.4	100	00100	110101	0010	001010	1101
D5.4	100	00101	101001	0010	101001	0010
D6.4	100	00110	011001	0010	011001	0010
D7.4	100	00111	111000	0010	000111	0010
D8.4	100	01000	111001	0010	000110	1101
D9.4	100	01001	100101	0010	100101	0010
D10.4	100	01010	010101	0010	010101	0010
D11.4	100	01011	110100	0010	110100	0010
D12.4	100	01100	001101	0010	001101	0010
D13.4	100	01101	101100	0010	101100	0010
D14.4	100	01110	011100	0010	011100	0010
D15.4	100	01111	010111	0010	101000	1101
D16.4	100	10000	011011	0010	100100	1101
D17.4	100	10001	100011	0010	100011	0010

Table 1. Valid Data Characters – Encoding (cont.)

Data Byte Name	HGF	Bits EDCBA ¹	Current RD –		Current RD +	
			abcdei	fghj ²	abcdei	fghj ²
D18.4	100	10010	010011	1101	010011	0010
D19.4	100	10011	110010	1101	110010	0010
D20.4	100	10100	001011	1101	001011	0010
D21.4	100	10101	101010	1101	101010	0010
D22.4	100	10110	011010	1101	011010	0010
D23.4	100	10111	111010	0010	000101	1101
D24.4	100	11000	110011	0010	001100	1101
D25.4	100	11001	100110	1101	100110	0010
D26.4	100	11010	010110	1101	010110	0010
D27.4	100	11011	110110	0010	001001	1101
D28.4	100	11100	001110	1101	001110	0010
D29.4	100	11101	101110	0010	010001	1101
D30.4	100	11110	011110	0010	100001	1101
D31.4	100	11111	101011	0010	010100	1101
D0.5	101	00000	100111	1010	011000	1010
D1.5	101	00001	011101	1010	100010	1010
D2.5	101	00010	101101	1010	010010	1010
D3.5	101	00011	110001	1010	110001	1010
D4.5	101	00100	110101	1010	001010	1010
D5.5	101	00101	101001	1010	101001	1010
D6.5	101	00110	011001	1010	011001	1010
D7.5	101	00111	111000	1010	000111	1010
D8.5	101	01000	111001	1010	000110	1010
D9.5	101	01001	100101	1010	100101	1010
D10.5	101	01010	010101	1010	010101	1010
D11.5	101	01011	110100	1010	110100	1010
D12.5	101	01100	001101	1010	001101	1010
D13.5	101	01101	101100	1010	101100	1010
D14.5	101	01110	011100	1010	011100	1010
D15.5	101	01111	010111	1010	101000	1010
D16.5	101	10000	011011	1010	100100	1010
D17.5	101	10001	100011	1010	100011	1010
D18.5	101	10010	010011	1010	010011	1010
D19.5	101	10011	110010	1010	110010	1010
D20.5	101	10100	001011	1010	001011	1010
D21.5	101	10101	101010	1010	101010	1010
D22.5	101	10110	011010	1010	011010	1010
D23.5	101	10111	111010	1010	000101	1010
D24.5	101	11000	110011	1010	001100	1010
D25.5	101	11001	100110	1010	100110	1010
D26.5	101	11010	010110	1010	010110	1010
D27.5	101	11011	110110	1010	001001	1010
D28.5	101	11100	001110	1010	001110	1010
D29.5	101	11101	101110	1010	010001	1010
D30.5	101	11110	011110	1010	100001	1010
D31.5	101	11111	101011	1010	010100	1010
D0.6	110	00000	100111	0110	011000	0110
D1.6	110	00001	011101	0110	100010	0110
D2.6	110	00010	101101	0110	010010	0110
D3.6	110	00011	110001	0110	110001	0110
D4.6	110	00100	110101	0110	001010	0110
D5.6	110	00101	101001	0110	101001	0110
D6.6	110	00110	011001	0110	011001	0110
D7.6	110	00111	111000	0110	000111	0110
D8.6	110	01000	111001	0110	000110	0110
D9.6	110	01001	100101	0110	100101	0110
D10.6	110	01010	010101	0110	010101	0110
D11.6	110	01011	110100	0110	110100	0110
D12.6	110	01100	001101	0110	001101	0110
D13.6	110	01101	101100	0110	101100	0110
D14.6	110	01110	011100	0110	011100	0110
D15.6	110	01111	010111	0110	101000	0110
D16.6	110	10000	011011	0110	100100	0110
D17.6	110	10001	100011	0110	100011	0110
D18.6	110	10010	010011	0110	010011	0110
D19.6	110	10011	110010	0110	110010	0110
D20.6	110	10100	001011	0110	001011	0110
D21.6	110	10101	101010	0110	101010	0110
D22.6	110	10110	011010	0110	011010	0110
D23.6	110	10111	111010	0110	000101	0110
D24.6	110	11000	110011	0110	001100	0110
D25.6	110	11001	100110	0110	100110	0110
D26.6	110	11010	010110	0110	010110	0110

Data Byte Name	HGF	Bits EDCBA ¹	Current RD –		Current RD +	
			abcdei	fghj ²	abcdei	fghj ²
D27.6	110	11011	110110	0110	001001	0110
D28.6	110	11100	001110	0110	001110	0110
D29.6	110	11101	101110	0110	010001	0110
D30.6	110	11110	011110	0110	100001	0110
D31.6	110	11111	101011	0110	010100	0110
D0.7	111	00000	100111	0001	011000	1110
D1.7	111	00001	011101	0001	100010	1110
D2.7	111	00010	101101	0001	010010	1110
D3.7	111	00011	110001	1110	110001	0001
D4.7	111	00100	110101	0001	001010	1110
D5.7	111	00101	101001	1110	101001	0001
D6.7	111	00110	011001	1110	011001	0001
D7.7	111	00111	111000	1110	000111	0001
D8.7	111	01000	111001	0001	000110	1110
D9.7	111	01001	100101	1110	100101	0001
D10.7	111	01010	010101	1110	010101	0001
D11.7	111	01011	110100	1110	110100	1000
D12.7	111	01100	001101	1110	001101	0001
D13.7	111	01101	101100	1110	101100	1000
D14.7	111	01110	011100	1110	011100	1000
D15.7	111	01111	010111	0001	010000	1110
D16.7	111	10000	011011	0001	100100	1110
D17.7	111	10001	100011	0111	100011	0001
D18.7	111	10010	010011	0111	010011	0001
D19.7	111	10011	110010	1110	110010	0001
D20.7	111	10100	001011	0111	001011	0001
D21.7	111	10101	101010	1110	101010	0001
D22.7	111	10110	011010	1110	011010	0001
D23.7	111	10111	111010	0001	000101	1110
D24.7	111	11000	110011	0001	001100	1110
D25.7	111	11001	100110	1110	100110	0001
D26.7	111	11010	010110	1110	010110	0001
D27.7	111	11011	110110	0001	001001	1110
D28.7	111	11100	001110	1110	001110	0001
D29.7	111	11101	101110	0001	010001	1110
D30.7	111	11110	011110	0001	100001	1110
D31.7	111	11111	101011	0001	010100	1110

Table 2. Valid Special Characters – Encoding

Special Code Name	Current RD –		Current RD +	
	abcdei	fghj ²	abcdei	fghj ²
K28.0	001111	0100	110000	1011
K28.1	001111	1001	110000	0110
K28.2	001111	0101	110000	1010
K28.3	001111	0011	110000	1100
K28.4	001111	0010	110000	1101
K28.5	001111	1010	110000	0101
K28.6	001111	0110	110000	1001
K28.7	001111	1000	110000	0111
K23.7	111010	1000	000101	0111
K27.7	110110	1000	001001	0111
K29.7	101110	1000	010001	0111
K30.7	011110	1000	100001	0111

Notes: 1. "HGF EDCBA" correspond to Data Inputs CTXD7..0, in that order.

2. "a" is to be transmitted first, followed by "b", "c", ..., "j". "abcdeifghj", in that order, correspond to BTXD9 .. BTXD0.

Table 3. Ordered Set Encoding — Fibre Channel

Function	Cntl	Byte 1 Sig	SOF	EOF	C-Interface Signals (Mode: Raw) Inputs (CTxD7..0)				BTx D 9..0 Begin. RD	Output (four encoded bytes) Byte 1-Byte 2-Byte 3-Byte 4
					Type	Byte 2	Byte 3	Byte 4		
SOFn1 ³	0	0	1	0	0001	$\bar{1}$	$\bar{1}$	$\bar{1}$	Neg	(K28.5–D21.5–D23.1–D23.1)
SOFn2	0	0	1	0	0010	$\bar{1}$	$\bar{1}$	$\bar{1}$	Neg	(K28.5–D21.5–D21.1–D21.1)
SOFn3	0	0	1	0	0011	$\bar{1}$	$\bar{1}$	$\bar{1}$	Neg	(K28.5–D21.5–D22.1–D22.1)
SOFi1	0	0	1	0	0101	$\bar{1}$	$\bar{1}$	$\bar{1}$	Neg	(K28.5–D21.5–D23.2–D23.2)
SOFi2	0	0	1	0	0110	$\bar{1}$	$\bar{1}$	$\bar{1}$	Neg	(K28.5–D21.5–D21.2–D21.2)
SOFi3	0	0	1	0	0111	$\bar{1}$	$\bar{1}$	$\bar{1}$	Neg	(K28.5–D21.5–D22.2–D22.2)
SOFc1	0	0	1	0	1101	$\bar{1}$	$\bar{1}$	$\bar{1}$	Neg	(K28.5–D21.5–D23.0–D23.0)
SOFf	0	0	1	0	1000	$\bar{1}$	$\bar{1}$	$\bar{1}$	Neg	(K28.5–D21.5–D24.2–D24.2)
EOFn ^{4,5}	0	0	0	1	0000	$\bar{1}$	$\bar{1}$	$\bar{1}$	Neg	(K28.5–D21.4–D21.6–D21.6)
									Pos	(K28.5–D21.5–D21.6–D21.6)
EOFt ⁵	0	0	0	1	0100	$\bar{1}$	$\bar{1}$	$\bar{1}$	Neg	(K28.5–D21.4–D21.3–D21.3)
									Pos	(K28.5–D21.5–D21.3–D21.3)
EOFdt ⁶	0	0	0	1	1100	$\bar{1}$	$\bar{1}$	$\bar{1}$	Neg	(K28.5–D21.4–D21.4–D21.4)
									Pos	(K28.5–D21.5–D21.4–D21.4)
EOFa	0	0	0	1	1001	$\bar{1}$	$\bar{1}$	$\bar{1}$	Neg	(K28.5–D21.4–D21.7–D21.7)
									Pos	(K28.5–D21.5–D21.7–D21.7)
EOFni	0	0	0	1	0001	$\bar{1}$	$\bar{1}$	$\bar{1}$	Neg	(K28.5–D10.4–D21.6–D21.6)
									Pos	(K28.5–D10.5–D21.6–D21.6)
EOFdti	0	0	0	1	1101	$\bar{1}$	$\bar{1}$	$\bar{1}$	Neg	(K28.5–D10.4–D21.4–D21.4)
									Pos	(K28.5–D10.5–D21.4–D21.4)
Idle	0	1	0	0	0000	$\bar{1}$	$\bar{1}$	$\bar{1}$	Neg	(K28.5–D21.4–D21.5–D21.5)
R-Rdy	0	1	0	0	0110	$\bar{1}$	$\bar{1}$	$\bar{1}$	Neg	(K28.5–D21.4–D10.2–D10.2)
NOS	0	1	0	0	1000	$\bar{1}$	$\bar{1}$	$\bar{1}$	Neg	(K28.5–D21.2–D31.5–D5.2)
OLS	0	1	0	0	1001	$\bar{1}$	$\bar{1}$	$\bar{1}$	Neg	(K28.5–D21.1–D10.4–D21.2)
LR	0	1	0	0	1010	$\bar{1}$	$\bar{1}$	$\bar{1}$	Neg	(K28.5–D9.2–D31.5–D9.2)
LRR	0	1	0	0	1011	$\bar{1}$	$\bar{1}$	$\bar{1}$	Neg	(K28.5–D21.1–D31.5–D9.2)
Undefined	1	0	0	0	0000	(XY _B) ²	(XY _C) ²	(XY _D) ²		(K28.0–DX.Y _B –DX.Y _C –DX.Y _D)
Undefined	1	0	0	0	0001	(XY _B) ²	(XY _C) ²	(XY _D) ²		(K28.1–DX.Y _B –DX.Y _C –DX.Y _D)
Undefined	1	0	0	0	0010	(XY _B) ²	(XY _C) ²	(XY _D) ²		(K28.2–DX.Y _B –DX.Y _C –DX.Y _D)
Undefined	1	0	0	0	0011	(XY _B) ²	(XY _C) ²	(XY _D) ²		(K28.3–DX.Y _B –DX.Y _C –DX.Y _D)
Undefined	1	0	0	0	0100	(XY _B) ²	(XY _C) ²	(XY _D) ²		(K28.4–DX.Y _B –DX.Y _C –DX.Y _D)
Undefined	1	0	0	0	0101	(XY _B) ²	(XY _C) ²	(XY _D) ²		(K28.5–DX.Y _B –DX.Y _C –DX.Y _D)
Undefined	1	0	0	0	0110	(XY _B) ²	(XY _C) ²	(XY _D) ²		(K28.6–DX.Y _B –DX.Y _C –DX.Y _D)
Undefined	1	0	0	0	0111	(XY _B) ²	(XY _C) ²	(XY _D) ²		(K28.7–DX.Y _B –DX.Y _C –DX.Y _D)
Undefined	1	0	0	0	1000	(XY _B) ²	(XY _C) ²	(XY _D) ²		(K23.7–DX.Y _B –DX.Y _C –DX.Y _D)
Undefined	1	0	0	0	1001	(XY _B) ²	(XY _C) ²	(XY _D) ²		(K27.7–DX.Y _B –DX.Y _C –DX.Y _D)
Undefined	1	0	0	0	1010	(XY _B) ²	(XY _C) ²	(XY _D) ²		(K29.7–DX.Y _B –DX.Y _C –DX.Y _D)
Undefined	1	0	0	0	1011	(XY _B) ²	(XY _C) ²	(XY _D) ²		(K30.7–DX.Y _B –DX.Y _C –DX.Y _D)

Notes: 1. Don't Care (any value).

2. Outputs for the data characters in the ordered set must be encoded to the correct data values.

3. SOF — Start-of-frame delimiter.

4. EOF — End-of-frame delimiter.

5. Encoded as EOFni if TERR or PERR = 1.

6. Encoded as EOFdti if TERR or PERR = 1.

Decode

The Decode block of the GA9103 is in the return path of a serial link from a remote transmitter to the host. It takes the encoded 10-bit data from the GA9102 (Rx) and decodes it into 8-bit data for the host. The 10-bit-wide input, BRXD0..9, is first clocked into the REGISTER, using the Receiver byte clock, RXCLK.

The 10b/8b DECODER decodes data and special characters according to Tables 1 and 2. Initially, the current Running Disparity is negative and each of the characters are decoded based on the received character. The DECODER also checks for the validity of received characters based on Tables 1 and 2.

The ERROR flag is set if there are code violations in any one of the four bytes of the word, or if the running disparity is in error. The ERROR signal is active for the entire duration of the word transmission, regardless of which byte was in error. The ERROR pin is also used to flag three other invalid conditions:

- A special character is detected in the second, third, or fourth character of a transmission word
- SYNC = 1 when BRXD0..9 is not a K28.5
- An ordered set is received with improper beginning running disparity


Examples of improper running disparity are: 1) SOF with positive running disparity, and 2) EOF content specified for positive running disparity, but received with BRD-. See Table 5.

Four bytes of the received signal must be analyzed in order to perform the ORDERED SET DECODE. For the purpose of ordered set decoding, the SYNC signal is used to align the four bytes of information to generate a word. The ordered sets are decoded according to Table 5 (Ordered Set Decoding).

The ORDERED SET DECODE block generates the Data/Ordered Set signal, CRXS0, along with the 8-bit decoded ordered set. A periodic signal, RWSTART, is also generated from this block. The SYNC signal is used to generate RWSTART, which is HIGH on the first byte output, CRXD0..7, of every word.

RWSTART is initialized by RESETN, RAWRx, or if K28.5 is followed by three valid data bytes (DX.Y_A, DX.Y_B, and DX.Y_C). The relationship between ERROR, RXCLK, and RWSTART is shown in Figure 7.

Figure 7. ERROR Signal Timing



The WSYNC signal from the ORDERED SET DECODE block is used to denote whether or not the link is word-synchronized.

As shown in the WSYNC State Diagram in Figure 8, WSYNC = 0 if the link loses word synchronization, is in a reset condition, or is in the “RAW” mode.

The link achieves word synchronization, (WSYNC = 1), only after three valid ordered sets are received without error and the first byte is a K28.5 character. Once synchronized, the link could lose synchronization if it receives a minimum of four invalid words within a consecutive set of seven words as per the sequence shown in the State Diagram.


During this sequence, the link can reacquire word synchronization (State 1) if it receives two consecutive valid words in each of the States as shown in the State Diagram. If RAWRx = 1, WSYNC = 0.

If the ordered sets received correspond to a primitive sequence, the LINE STATE DECODER increments a counter using the SYNC signal. The primitive sequences, as defined by the Fibre Channel standard, are Offline State (OLS), Not-Operational State (NOS), Link Reset (LR), and Link Reset Response (LRR). These are transmitted to indicate a specific condition within a port.

Transmission of NOS indicates the port has detected a link failure condition. OLS indicates the port is preparing to either initialize, to go into the diagnostic mode, or to power down. LR is sent after a link timeout error has occurred or OLS is received. LRR is transmitted to recognize Link Reset.

If three consecutive ordered sets are received, the corresponding information is sent through CRXD0..7, according to the Ordered Set Decoding table (see Table 5).

Figure 8. WSYNC State Diagram




CRXS2 is active as long as one of the four possible line state signals, (OLS, NOS, LR, and LRR), is being received. Once active, CRXS2 remains active for the count of two line state ordered sets. On the third count, CRXS2 goes inactive and CRXS0 goes active. The proper line state output signals are flagged on CRXD0..7, as per Table 5. The figure below shows an example timing sequence for line states when RAWRx = 0.

The fields within the first byte, CRXD0..7, of the word for Ordered Set Decoding are shown in Figure 9.

CRXD7 corresponds to the Cntl signal which, when logic LOW, indicates the Fibre Channel-defined ordered set has been received. When the Cntl signal is HIGH, it indicates a non-Fibre Channel (undefined) ordered set has been received.

Figure 9. Data Fields for Ordered Set Decoding



The Sig signal (CRXD6), when HIGH, indicates the Line State ordered set, IDLE or R_RDY, has been received, and when LOW, the Sig signal indicates an ordered set other than Line State has been received.

SOF (CRXD5), when HIGH, indicates the Start-of-Frame ordered set has been received and EOF (CRXD4), when HIGH, indicates the End-of-Frame ordered set.


Type (CRXD3..0) indicates the different types of ordered sets within the SOF, EOF, Line State and Undefined categories.

The CRC CHECK block performs a 32-bit Cyclic Redundancy Check on the received data. The CRC check begins after the Start-of-Frame Detect and finishes prior to End-of-Frame. CRC errors are flagged at the CRXS1 pin if RAWRx = 1 and CRXS1 = 0.

The RAW Rx mode is used whenever the 10-bit-wide input data to the receiver is to be passed through, undecoded, to the receive outputs, CRXD0..7, CRXP, and CRXS0. The MUX is used to choose between the decoded data/ordered set and the register output.

DATA
COM
PRODUCTS

Figure 10. Example Timing Sequence for Line States



When the RAWRx input signal is active, the undecoded data is selected; otherwise, the decoded data/ordered set/line state is chosen.

If CRXS2 and CRXS0 are LOW, decoded data output is selected through the MUX. If CRXS0 is HIGH and CRXS2 is LOW, the ordered set/line state is selected. If CRXS2 goes HIGH, the MUX output is disabled (that is, the output data is ignored). See Table 4.

The PARITY GENERATE block is used to generate the odd parity signal CRXP for every byte of data, CRXD0..7 and CRXS0. If the number of ones in the output, CRXD0..7

and CRXS0, is an even number, CRXP will be HIGH. If the number of ones in the output, CRXD0..7 and CRXS0, is odd, CRXP will be LOW.

Table 4. MUX Selection

RAW Rx	CRXS2	CRXS0	MUX Output
0	0	0	Decoded Data
0	0	1	Ordered set/line state
0	1	0	Decoded line state word
1	0	X	Undecoded data*

*Note: CRXS0 is part of this data.

Table 5. Ordered Set Decoding – Fibre Channel

Rx Input	C-Interface Signals (Mode: Raw) Outputs (CRXD7..0)							
	Cntl	Byte 1 Sig	SOF	EOF	Type	Byte 2 BRD ⁻²	Byte 3 BRD ⁺³	Byte 4
SOFn1	0	0	1	0	0001	(B5 ₁₆)	(37 ₁₆)	(37 ₁₆)
SOFn2	0	0	1	0	0010	(B5 ₁₆)	(35 ₁₆)	(35 ₁₆)
SOFn3	0	0	1	0	0011	(B5 ₁₆)	(36 ₁₆)	(36 ₁₆)
SOFi1	0	0	1	0	0101	(B5 ₁₆)	(57 ₁₆)	(57 ₁₆)
SOFi2	0	0	1	0	0110	(B5 ₁₆)	(55 ₁₆)	(55 ₁₆)
SOFi3	0	0	1	0	0111	(B5 ₁₆)	(56 ₁₆)	(56 ₁₆)
SOFc1	0	0	1	0	1101	(B5 ₁₆)	(17 ₁₆)	(17 ₁₆)
SOFf	0	0	1	0	1000	(B5 ₁₆)	(58 ₁₆)	(58 ₁₆)
EOFn	0	0	0	1	0000	(95 ₁₆)	(B5 ₁₆)	(D5 ₁₆)
EOFi	0	0	0	1	0100	(95 ₁₆)	(B5 ₁₆)	(75 ₁₆)
EOFdt	0	0	0	1	1100	(95 ₁₆)	(B5 ₁₆)	(95 ₁₆)
EOFa	0	0	0	1	1001	(95 ₁₆)	(B5 ₁₆)	(F5 ₁₆)
EOFni	0	0	0	1	0001	(8A ₁₆)	(AA ₁₆)	(D5 ₁₆)
EOFdti	0	0	0	1	1101	(8A ₁₆)	(AA ₁₆)	(95 ₁₆)
Idle	0	1	0	0	0000	(95 ₁₆)	(B5 ₁₆)	(B5 ₁₆)
R_Rdy	0	1	0	0	0110	(95 ₁₆)	(4A ₁₆)	(4A ₁₆)
NOS	0	1	0	0	1000	(55 ₁₆)	(BF ₁₆)	(45 ₁₆)
OLS	0	1	0	0	1001	(35 ₁₆)	(8A ₁₆)	(55 ₁₆)

(Continued on next page)


- Notes:
1. Valid for any unrecognized control sequence starting with 'K28.5'. Not valid for acquiring Word Sync.
 2. BRD⁻ – Beginning Running Disparity Negative.
 3. BRD⁺ – Beginning Running Disparity Positive

Table 5. Ordered Set Decoding – Fibre Channel (continued)

Rx Input	C-Interface Signals (Mode: Raw) Outputs (CRXD7..0)							
	Cntl	Byte 1 Sig	SOF	EOF	Type	Byte 2 BRD ⁻²	Byte 3	Byte 4
LR	0	1	0	0	1010	(49 ₁₆)	(BF ₁₆)	(49 ₁₆)
LRR	0	1	0	0	1011	(95 ₁₆)	(BF ₁₆)	(49 ₁₆)
(K28.0-DX.Y _B -DX.Y _C -DX.Y _D)	1	0	0	0	0000	(XY _B)	(XY _C)	(XY _D)
(K28.1-DX.Y _B -DX.Y _C -DX.Y _D)	1	0	0	0	0001	(XY _B)	(XY _C)	(XY _D)
(K28.2-DX.Y _B -DX.Y _C -DX.Y _D)	1	0	0	0	0010	(XY _B)	(XY _C)	(XY _D)
(K28.3-DX.Y _B -DX.Y _C -DX.Y _D)	1	0	0	0	0011	(XY _B)	(XY _C)	(XY _D)
(K28.4-DX.Y _B -DX.Y _C -DX.Y _D)	1	0	0	0	0100	(XY _B)	(XY _C)	(XY _D)
(K28.5-DX.Y _B -DX.Y _C -DX.Y _D) ¹	1	0	0	0	0101	(XY _B)	(XY _C)	(XY _D)
(K28.6-DX.Y _B -DX.Y _C -DX.Y _D)	1	0	0	0	0110	(XY _B)	(XY _C)	(XY _D)
(K28.7-DX.Y _B -DX.Y _C -DX.Y _D)	1	0	0	0	0111	(XY _B)	(XY _C)	(XY _D)
(K23.7-DX.Y _B -DX.Y _C -DX.Y _D)	1	0	0	0	1000	(XY _B)	(XY _C)	(XY _D)
(K27.7-DX.Y _B -DX.Y _C -DX.Y _D)	1	0	0	0	1001	(XY _B)	(XY _C)	(XY _D)
(K29.7-DX.Y _B -DX.Y _C -DX.Y _D)	1	0	0	0	1010	(XY _B)	(XY _C)	(XY _D)
(K30.7-DX.Y _B -DX.Y _C -DX.Y _D)	1	0	0	0	1011	(XY _B)	(XY _C)	(XY _D)

Notes: 1. Valid for any unrecognized control sequence starting with 'K28.5'. Not valid for acquiring Word Sync.
2. BRD⁻ – Beginning Running Disparity Negative.
3. BRD⁺ – Beginning Running Disparity Positive

Figure 11. System Block Diagram



GA9103

Table 6. Absolute Maximum Ratings

Exceeding the absolute maximum ratings may damage the device.

Storage temperature	–65°C to +150°C
Ambient temperature	–55°C to +125°C
Supply voltage to ground	–0.5 V to +7.0 V
DC input voltage	–0.5 V to ($V_{CC} + 0.5$ V)
DC input current	–30 mA to +5 mA

Table 7. Operating Conditions

(Proper functionality is guaranteed under these conditions.)

Supply voltage	5 V $\pm$ 5%
Ambient temperature	0 to 70°C

Figure 12. TTL Test Load, TLL Outputs




Table 8. DC Characteristics

(Over operating range unless otherwise specified.)

Symbol	Description	Test Conditions	Min.	Limits ¹ Typ.	Max.	Unit
V_{OH}	Output HIGH voltage	$V_{CC} = \text{Min}$ $I_{OH} = -4$ mA $V_{IN} = V_{IH}$ or V_{IL}		3.6		V
V_{OL}	Output LOW voltage	$V_{CC} = \text{Min}$ $I_{OL} = 4$ mA $V_{IN}^3 = V_{IH}$ or V_{IL}			0.37	V
V_{IH}^2	Input HIGH level	Guaranteed input logical HIGH voltage for all inputs	2.0			V
V_{IL}^2	Input LOW level	Guaranteed input logical LOW voltage for all inputs			0.8	V
I_{IL}	Input Leakage current	$V_{CC} = \text{Max}$ $V_{IN} = 0.40$ V		–150	–400	μ A

Notes: 1. Typical limits are: $V_{CC} = 5.0$ V and $T_A = 25^\circ$ C.


2. These are absolute values with respect to device ground, and all overshoots due to system or tester noise are included.

3. V_{IN}^3 , the TTL input, can be HIGH or LOW.

Table 9. AC Characteristics – ENCODE

Parameter	Description	Min.	Typ.	Max.	Unit
T1	TXCLK Pulse Width HIGH	15.00			ns
T2	TXCLK Pulse Width LOW	15.00	T3 – T1		ns
T3	TXCLK Period	37.51	37.70	37.89	ns
T4	CTXD0..7; CTXP; CTXC0..1 Setup Time	2.00			ns
T5	CTXD0..7; CTXP; CTXC0..1 Hold Time	7.00			ns
T6	TXCLK ↑ to PERR, TERR	3.50		17.00	ns
T7	TXCLK ↑ to BTXD0..9	5.00		19.00	ns
T8	ENCODE Latency	2·T3 + 7		3·T3 + 12	ns

Figure 13. ENCODE Timing Diagram




DATA
COM
PRODUCTS

Table 10. AC Characteristics – DECODE

Parameter	Description	Min.	Typ.	Max.	Unit
T20	RXCLK Pulse Width HIGH	$(T22/2) - 3$			ns
T21	RXCLK Pulse Width LOW	$(T22/2) - 3$			ns
T22	RXCLK Period	37.51	37.70	37.89	ns
T23	BRXD0..9, SYNC Valid to RXCLK ↓	1.00			ns
T24	BRXD0..9, SYNC Valid from RXCLK ↓	8.00			ns
T25	CRXD0..7, CRXP, ERROR, CRXS0..2, RWSTART Valid to RXCLK ↑	4.70			ns
T26	CRXD0..7, CRXP, ERROR, CRXS0..2, RWSTART Valid from RXCLK ↑	18.25			ns
T27	CRXD0..7, CRXP, ERROR, CRXS0..2, RWSTART from RXCLK ↓	2.50		11.00	ns
T28	DECODE Latency	$6 \cdot T22$		$7 \cdot T22 + 10$	ns

Note: The DECODE functional block clocks off the negative edge of RXCLK.

Figure 14. DECODE Timing Diagram**Table 11. AC Characteristics – Miscellaneous**

Parameter	Description	Min.	Typ.	Max.	Unit
T29	RESETN Pulse Width LOW	10			ns


Figure 15. RESETN Timing Diagram

Figure 16. GA9103 Pinout





Table 12. Pin Definitions

Symbol	I/O	Quantity	Logic Level	Active	Description	Pin #
CRXD0..7	Output	8	TTL	HIGH	Receive Data Output	59–57, 55–51
CRXS0	Output	1	TTL	HIGH	Receive Control	60
CRXS1	Output	1	TTL	HIGH	Receive CRC Error	61
CRXS2	Output	1	TTL	HIGH	Line State	62
BRXD0..9	Input	10	TTL	HIGH	Receive Data Input	37–39, 41–43, 45–48
RXCLK	Input	1	TTL	HIGH	Receive Byte Clock	36
SYNC	Input	1	TTL	HIGH	Receive Byte Sync	49
TXCLK	Input	1	TTL	HIGH	Transmit Byte Clock	33
BTXD0..9	Output	10	TTL	HIGH	Transmit Data Output	20, 22–24, 26–28, 30–32
CTXD0..7	Input	8	TTL	HIGH	Transmit Data Input	17–13, 11–9
CTXC0	Input	1	TTL	HIGH	Transmit Control	18
TERR	Output	1	TTL	HIGH	Transmit CRC Error	5
RWSTART	Output	1	TTL	HIGH	Start of Word	66
CTXC1	Input	1	TTL	HIGH	Generate CRC	19
WSYNC	Output	1	TTL	HIGH	Word Synchronized	64
RAWTx	Input	1	TTL	HIGH	Raw Mode Transmit	4
RESETN	Input	1	TTL	LOW	System Reset	2
ERROR	Output	1	TTL	HIGH	Illegal Line Code or Disparity Received	65
PERR	Output	1	TTL	HIGH	Parity Error	7
CRXP	Output	1	TTL	HIGH	Odd Parity Output	50
CTXP	Input	1	TTL	HIGH	Odd Parity Input	8
RAWRx	Input	1	TTL	HIGH	Raw Mode Receive	3
VCC	Input	5	N/A	N/A	+5 Volt Supply	6, 25, 34, 40, 68
GND	Input	8	N/A	N/A	Ground	1, 12, 21, 29, 35, 44, 56, 63
RESERVED		1				67

GA9103

Figure 17. 68-Pin Plastic Leaded Chip Carrier (PLCC)



Ordering Information

GA9103-ENDEC 265 MBaud Fibre Channel ENDEC

Supporting Products

GA9101-2MC Transmitter

GA9102-2MC Receiver

Additional Information

For latest specifications, additional product information, worldwide sales and distribution locations, and information about TriQuint:

Web: www.triquint.com **Tel:** (503) 615-9000
Email: sales@tqs.com **Fax:** (503) 615-8900

For technical questions and additional information on specific applications:

Email: applications@tqs.com

The information provided herein is believed to be reliable; TriQuint assumes no liability for inaccuracies or omissions. TriQuint assumes no responsibility for the use of this information, and all such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. TriQuint does not authorize or warrant any TriQuint product for use in life-support devices and/or systems.

Copyright © 1997 TriQuint Semiconductor, Inc. All rights reserved.

Revision 1.1.A November 1997