MEMORY 5V-ONLY FLASH MEMORY CARD

MB98A81063-/81183-/81273-/81373-/81473-/81573-15

1M/2M/4M/8M/16M/32M-BYTE 5V-ONLY FLASH ERASABLE AND PROGRAMMABLE MEMORY CARD

DESCRIPTION

The Fujitsu 5V-Only Flash memory cards are electrically erasable and programmable memory cards capable of storing and retrieving large amounts of data. The memory circuits are housed in a credit-card sized 68-pin package. Internal circuit is protected by two metal panels, one at the top and the other at the bottom of the card, that help to reduce chip damage from electrostatic discharge.

A unique feature of the Fujitsu memory cards allows the user to organize the card into either an 8-bit or a 16-bit bus configuration. All cards are portable and operate on low power at high speed.

In accordance with the Personal Computer Memory Card Internal Association (PCMCIA) and Japan Electrical Industry Development Association (JEIDA) industry standard specifications, Flash memory cards offer additional EEPROM memory that is used to store attribute data. The attribute memory is a Flash memory card option. (See page 3 for description of the three available options.)

| Parameter | Symbol | Value | Unit |
|------------------------|--------|------------------|------|
| Supply Voltage | Vcc | -0.5 to +6.0 | V |
| Input Voltage | VIN | –0.5 to Vcc +0.5 | V |
| Output Voltage | Vout | –0.5 to Vcc +0.5 | V |
| Temperature under Bias | Та | 0 to +60 | °C |
| Storage Tmperature | Тѕтс | -30 to +70 | °C |

■ ABSOLUTE MAXIMUM RATINGS (*1)


*1: Permanent device damage may occur if the above Absolute Maximum Ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

PRODUCT LINE & FEATURES

- Meet PCMCIA and JEIDA industry standards for 68-pin memory card
- Credit card size : 85.6 mm (length) × 54.0 mm (width) × 3.3 mm (thickness)
- +5 V±5% power supply program and erase
- Command control for Automated Program / Automated Erase operation
- Erase Suspend Read / Program Capability (Only Erase Suspend Read is possible for MB98A81063)
- 128 KB Sector Erase (at ×16 mode)
- Any Combination of Sectors Erase and Full Chip Erase
- Detection of completion of program/erase operation with Data Polling or Toggle bit.
- Ready/Busy Output with R/B (Except for MB98A81063)
- Reset Function with RESET pin (Except for MB98A81063)
- Write protect function with WP switch
- Low Vcc Write Inhibit

PACKAGE



■ DESCRIPTIONS

DESCRIPTION TABLE

| | Comr | non Memory | | Attribute Memory | | | | |
|-------------|--------------------------------|------------------------------|----------------|-----------------------|--------------------------------|----------------|--|--|
| Part Number | Memory Device | Organization (W × bit) | Access Time | Memory Device | Organiza- tion (W × bit) | Access Time | | |
| MB98A81063 | 4M bit Flash Memory $\times 2$ | $1M \times 8/512K \times 16$ | | | | | | |
| MB98A81183 | 8M bit Flash Memory $\times 2$ | $2M \times 8/1M \times 16$ | | | | | | |
| MB98A81273 | 16M bit Flash Memory × 2 | $4M \times 8/2M \times 16$ | max 150 | 16k bit EEPROM × 1 | 2k × 8 | max 250 ns | | |
| MB98A81373 | 16M bit Flash Memory × 4 | $8M \times 8/4M \times 16$ | ns | | | | | |
| MB98A81473 | 16M bit Flash Memory × 8 | $16M \times 8/8M \times 16$ | | | | | | |
| MB98A81573 | 16M bit Flash Memory × 16 | $32M \times 8/16M \times 16$ | | | | | | |

DIFFERENCES

| | MB98A8106 3 | MB98A8118 3 | MB98A8127 3 | MB98A8137 3 | MB98A8147 3 | MB98A8157 3 |
|-----------------------|----------------|----------------|-----------------------------------|-----------------------------------|-----------------------------------|-----------------------------------|
| Density | 1MB | 2MB | 4MB | 8MB | 16MB | 32MB |
| Memory Device | 4M bit | 8M bit | 16M bit | \leftarrow | \leftarrow | \leftarrow |
| Quantity | 2 | 2 | 2 | 4 | 8 | 16 |
| Read | 1 B unit | \leftarrow | \leftarrow | \leftarrow | \leftarrow | \leftarrow |
| Program | 1 B unit | \leftarrow | \leftarrow | \leftarrow | \leftarrow | \leftarrow |
| Chip Erase | 512 kB unit | 1 MB unit | 2 MB unit | \leftarrow | \leftarrow | \leftarrow |
| Sector Erase | 64 kB unit | \leftarrow | \leftarrow | \leftarrow | \leftarrow | \leftarrow |
| Number of Sectors | 16 | 32 | 64 | 128 | 256 | 512 |
| Erase Suspend Read | Yes | Yes | Yes | Yes | Yes | Yes |
| Erase Suspend Program | No | Yes | Yes | Yes | Yes | Yes |
| Address | Ao to A19 | Ao to A20 | A ₀ to A ₂₁ | A ₀ to A ₂₂ | A ₀ to A ₂₃ | A ₀ to A ₂₄ |
| RESET | No | Yes | Yes | Yes | Yes | Yes |
| R/B | No | Yes | Yes | Yes | Yes | Yes |

■ DESCRIPTIONS (Continued)

ADDRESS MAP (for x 16 mode, not contained A₀)

| FFFFFh I I I I I I I I | | | | | | chip15,14 |
|---|------------|------------|------------|------------|------------|------------|
| I DFFFFFh I I I I I I I I I I I I I | | | | | | chip13,12 |
| BFFFFFh I 9FFFFFh | | | | | | chip11,10 |
| , , , , , , , , | | | | | | chip9,8 |
| 7FFFFh L I I I I I I I I I | | | | | chip7,6 | chip7,6 |
| 5FFFFh | | | | | chip5,4 | chip5,4 |
| 3FFFFh | | | | chip3,2 | chip3,2 | chip3,2 |
| 1FFFFFh OFFFFFh 07FFFFh | chip1,0 | chip1,0 | chip1,0 | chip1,0 | chip1,0 | chip1,0 |
| 000000h L | MB98A81063 | MB98A81183 | MB98A81273 | MB98A81373 | MB98A81473 | MB98A81573 |

■ PIN ASSIGNMENTS


| Pin No. | Symbol | Pin No. | Symbol | Pin No. | Symbol | Pin No. | Symbol |
|---------|----------------|---------|----------------|---------|----------|---------|----------------|
| 1 | GND | 18 | NC. | 35 | GND | 52 | NC. |
| 2 | D ₃ | 19 | A16 | 36 | CD1 | 53 | A22/NC.* |
| 3 | D4 | 20 | A15 | 37 | D11 | 54 | A23/NC.* |
| 4 | D₅ | 21 | A12 | 38 | D12 | 55 | A24/NC.* |
| 5 | D ₆ | 22 | A7 | 39 | D13 | 56 | NC. |
| 6 | D7 | 23 | A ₆ | 40 | D14 | 57 | NC. |
| 7 | CE1 | 24 | A ₅ | 41 | D15 | 58 | RESET/NC. |
| 8 | A10 | 25 | A4 | 42 | CE2 | 59 | NC. |
| 9 | ŌĒ | 26 | Аз | 43 | NC. | 60 | NC. |
| 10 | A11 | 27 | A2 | 44 | NC. | 61 | REG |
| 11 | A12 | 28 | A1 | 45 | NC. | 62 | BVD2 |
| 12 | A12 | 29 | Ao | 46 | A17 | 63 | BVD1 |
| 13 | A13 | 30 | Do | 47 | A18 | 64 | D ₈ |
| 14 | A14 | 31 | D1 | 48 | A19 | 65 | D ₉ |
| 15 | WE | 32 | D ₂ | 49 | A20/NC.* | 66 | D 10 |
| 16 | R/B/NC.* | 33 | WP | 50 | A21/NC.* | 67 | CD2 |
| 17 | Vcc | 34 | GND | 51 | Vcc | 68 | GND |

* : See "DESCRIPTIONS".

■ PIN DESCRIPTIONS


| Symbol | Pin Name | Input/Output | Function |
|-----------------------------------|----------------------------|--------------|---|
| A ₀ to A ₂₄ | Address Input | Input | Address Inputs, A ₀ to A ₂₄ . |
| Do to D ₁₅ | Data Input/Output | Input/Output | Data Inputs/Outputs. This data bus size (8-bit or 16-bit) is selected with $\overline{CE1}$ and $\overline{CE2}$. |
| CE1 | Card Enable for Lower Byte | Input | Active Low. -Lower byte (D $_0$ to D $_7$) is selected for read/write/ erase function of flash memory cards. |
| CE2 | Card Enable for Upper Byte | Input | Active Low. -Upper byte (D ₈ to D ₁₅) is selected for read/write / erase function of flash memory cards. |
| REG | Attribute Memory Select | Input | Active Low. -Attribute memory is selected for read/write function of identification data of flash memory cards. (NC or "FF" data or attribute data.) |
| ŌĒ | Output Enable | Input | Active Low. -Output enable for flash memory cards. |
| WE | Write Enable | Input | Active Low. -Write enable for flash memory cards. |
| <u>CD</u> 1, <u>CD</u> 2 | Card Detect | Output | These pins detect if the card has been correctly inserted. Both pins are tied to GND internally. |
| WP | Write Protect | Output | Write controller for flash memory cards. This pin outputs the Protect/Non Protect status of "WP Switch". |
| BVD1, BVD2 | Battery Voltage Detect | Output | Both pins are tied to V_{cc} internally. |
| RESET | Hardware Reset | Input | The card may be reset by driving the RESET pin to V_{IL} . |
| R/B | Ready/Busy | Output | System can be detect the completion of program or erase operation. |
| Vcc | Power Supply | _ | Power Supply Voltage. (+5.0 V ±5%) |
| GND | Ground | | System Ground. |
| NC | Non Connection | | |

■ PIN LOCATIONS



BLOCK DIAGRAM

MB98A81063, MB98A81183, MB98A81273 AND MB98A81373



*1: Not available for MB98A81063.



■ BLOCK DIAGRAM (Continued)

MB98A81473 and MB98A81573




Fig. 2.2 - Block Diagram

■ CHIP AND SECTOR DECODING

- Chip can be selected with;
 - A₀, A₂₂, A₂₃ and A₂₄ for X8-bit mode NO.1.
 - A₂₂, A₂₃, and A₂₄ for X8-bit mode NO.2 and X16-bit mode.
- Sector per each chip can be selected with A17, A18, A19, A20 and A21.

PROGRAM / ERASE CHIP DECODING TABLE

| Bus Organization | CE2 | CE1 | A24*3 | A23*2 | A22*1 | A | Decode Chips |
|---------------------|-----|-----|-------|-------|-------|---|------------------|
| | | | | | L | L | Chip 0 |
| | | | | L | L L | Н | Chip 1 |
| | | | | L | н | L | Chip 2 |
| | | | L | | 11 | Н | Chip 3 |
| | | | | | L | L | Chip 4 |
| | | | | н | L L | Н | Chip 5 |
| | | | | 11 | н | L | Chip 6 |
| | н | L | | | | Н | Chip 7 |
| | п | | | | L | L | Chip 8 |
| | | | | L | | Н | Chip 9 |
| | | | | L | Ц | L | Chip 10 |
| 8-bit Bus | | | н | | Н | Н | Chip 11 |
| O-DIL DUS | | | | | L | L | Chip 12 |
| | | | | н | L | Н | Chip 13 |
| | | | | | Н | L | Chip 14 |
| | | | | | | Н | Chip 15 |
| - | | | | L | L | | Chip 1 |
| | | | L | L L | Н | | Chip 3 |
| | | | | н | L | | Chip 5 |
| | L | н | | | Н | x | Chip 7 |
| | L | | | | L | ~ | Chip 9 |
| | | | н | L | Н | | Chip 11 |
| | | | | н | L | | Chip 13 |
| | | | | | Н | | Chip 15 |
| | | | | L | L | | Chip 0, Chip 1 |
| | | | L | L | Н | | Chip 2, Chip 3 |
| | | | | н | L | 1 | Chip 4, Chip 5 |
| 16-bit Bus | L | L | | | Н | x | Chip 6, Chip 7 |
| | L | | | L | L | ^ | Chip 8, Chip 9 |
| | | | | L | Н | | Chip 10, Chip 11 |
| | | | Н | н | L | | Chip 12, Chip 13 |
| | | | | | Н | | Chip 14, Chip 15 |

- $H=V_{\text{IH}},\,L=V_{\text{IL}},\,X=Either\,V_{\text{IH}}\,or\,V_{\text{IL}}$
- *1: Available for MB98A81373, 81473 and 81573 only.
- *2: Available for MB98A81473 and 81573 only.
- *3: Available for MB98A81573 only.

■ CHIP AND SECTOR DECODING (Continued)

ERASE SECTOR DECODING TABLE


| | | Se | ector Address (| SA) | |
|------------------------------------|--------------------|---------|-----------------|-----------------|-----------|
| | A ₂₁ *2 | A20*1 | A19 | A ₁₈ | A17 |
| Sector 31 | 1 | 1 | 1 | 1 | 1 |
| Sector 30 | 1 | 1 | 1 | 1 | 0 |
| Sector 29 | 1 | 1 | 1 | 0 | 1 |
| Total 32 sectors*1*2 per 1 chip | • • • • • | • • • • | • | • • • • • • | • • • • • |
| Sector 2 | 0 | 0 | 0 | 1 | 0 |
| Sector 1 | 0 | 0 | 0 | 0 | 1 |
| Sector 0 | 0 | 0 | 0 | 0 | 0 |

*1: A20 is not available for MB98A81063. MB98A81063 has 8 sectors.

*2: A₂₁ is not available for MB98A81063 and MB98A81183. MB98A81063 has 8 sectors and MB98A81183 has 16 sectors.

CARD CHIP / SECTOR CONFIGURATION

| 1 | Δ |
|---|---|
| r | 7 |



Card Chip Configuration for 32MB Card

Sector Configuration for 2 Chips

*1:4M Flash Chip for MB98A81063. 8M Flash chip for MB98A81183.

*2: Sector 7 for MB98A81063. Sector 15 for MB98A81183.

■ FUNCTION DESCRIPTIONS

1. Read Mode

The data in the common and attribute memory can be read with " $\overline{OE}=V_{IL}$ " and " $\overline{WE}=V_{IH}$ ". The address is selected with A₀ to A₂₄. And \overline{CE} 1 and \overline{CE} 2 select output mode (x8/x16 output mode, See "FUNCTION TRUTH TABLES".). The following 1) and 2) are the descriptions for Common Memory Read and Attribute Memory Read mode.

- (1) Common Memory Read
 - Two modes of Common Memory Read, reading the data in memory array and Intelligent ID are available. The card entered each Read mode by writing "Read Memory/Reset Command" or "Intelligent ID Read Command".

The card automatically resets to the condition of Common Memory Read mode upon initial power-up.

- (2) Attribute Memory Read
 - The data on the attribute memory can be read with " $\overline{REG} = V_{IL}$ ", " $\overline{OE} = V_{IL}$ " and " $\overline{WE} = V_{IH}$ ".
 - An address on attribute memory can be selected with A₀ to A₁₁ pin. And CE1 and CE2 select output mode.

2. Standby Mode

- CE1 and CE2 at "VH" place the card in Standby mode. D₀ to D15 are placed in a high-Z state independent of the status "OE", "WE" and "REG".

3. Output Disable Mode

- The outputs are disabled with \overline{OE} and \overline{WE} at "VIH". D₀ to D₁₅ are placed in high-Z state.

4. Write Mode

- (1) Common Memory Write
 - The card is in Write mode with "OE=V_{IH}" and "WE and CE=V_{IL}".
 - Commands can be written at the Write mode. See "5.Command Definitions".
 - Two types of the Write mode, "WE control" and "CE control" are available.
- (2) Attribute Memory Write
 - REG at L-level selects Attribute memory and "OE=VH", "WE and CE=VL" place it in write mode. Two types of the write mode, "WE control" and "CE control" are available.
 - Attribute memory is not controlled by writing Commands. And attribute memory has the Data polling function, which can detect whether the attribute memory status is in programming operation. When the read operation is executed at programming cycle, the opposite data is output from D7 (I7), and the same data (O7) as the written data is output from D7 pin at the completion of programming operation.

5. Command Definitions

- User can select the card operation by writing the specific address and data sequences into the command register. If incollect address and data are written or improper sequence is done, the card is reseted to read mode. See "COMMAND DEFINISION TABLE".

6. Automated Program Capability

- Programming operation can swich the data from "1" to "0".
- The data is programmed on a byte-by-byte or word-by-word basis.
- The card will automatically provide adequate internally generated programming pulses and verify the programmed cell margine by writing four bus cycle operation. The card returns to Common Memory Read mode automatically after the programming is completed.
- Addresses are latched at falling edge of WE or CE and data is latched at rising edge of WE or CE. The fourth rising edge of WE or CE on the command write cycle begins programming operation.
- We can check whether a byte (word) programming operation is completed successfully by sequence flug with R/B (for MB98A81183, MB98A8xx73), Data Polling or Toggle Bit function. See "WRITE OPERATION STATUS".
- Any commands written to the chip during programming operation will be ignored.

■ FUNCTION DESCRIPTIONS (Continued)

7. Automated Chip Erase Capability

- We can execute chip erase operation by 6 bus cycle operation. Chip erase does not require the user to program the chip prior to erase. Upon executing the Erase command sequence the chip automatically will program and verify the entire memory for an all zero data pattern prior to electrical erase. The system is not required to provide any controls or timing during these operations.
- The card returns to Common Memory Read mode automatically after the chip erasing is completed.
- Whether or not chip erase operation is completed successfully can be checked by sequence flug with R/B (for MB98A81183, 8xx73 only), Data Polling or Toggle Bit function. See "WRITE OPERATION STATUS".
- Any commands written to the chip during programming operation will be ignored.

8. Automated Sector Erase Capability

- We can execute the erase operation on any sectors by 6 bus cycle operation.
- A time-out of 50 μs (typ.) from the rising edge of the last Sector Erase command will initiate the Sector Erase command(s).
- Multiple sectors in a chip can be erased concurrently. This sequence is followed with writes of 30H to addresses in other sectors desired to be concurrently erased. The time between writes 30H must be less than 50 μs, otherwise that command will not be accepted. Any command other than Sector Erase or Erase Suspend during this time-out period will reset the chip to Read mode. The automated sector erase begins after the 50 μs (typ.) time out from the rising edge of WE pulse for the last Sector Erase command pulse. Whether the sector erase window is still open can be monitored with D₃ and D₁₁.
- Sector Erase does not require the user to program the chip prior to erase. The chip automatically programs "0" to all memory locations in the sector(s) prior to electrical erase. The system is not required to provide any controls or timing during these operations.
- The card returns to Common Memory Read mode automatically after the chip erasing is completed.
- Whether or not sector erase operation is completed successfully can be checked by sequence flug with R/B, Data Polling or Toggle Bit function. The sequence flug must be read from the address of the sector involved in erase operation. See "WRITE OPERATION STATUS".

9. Erase Suspend

- Erase Suspend command allows the user to interrupt the sector erase operation and then do data reads or program from or to a non-busy sector in the chip which has the sector(s) suspended erase (only data read is possible for MB98A81063). This command is applicable only during the sector erase operation (including the sector erase time-out period after the sector erase commands 30H) and will be ignored if written during the chip erase or programming operation. Writing this command during the time-out will result in immediate termination of the time-out period. The addresses are "don't cares" in wrinting the Erase Suspend or Resume commands in the chip.
- When the Erase Suspend command is written during a Sector Erase operation, the chip will enter the Erase Suspend Read mode. User can read the data from other sectors than those in suspention. The read operation from sectors in suspention results D₂/D₁₀ toggling for MB98A81183 and MB98A8xx73. User can program to non-busy sectors by writing program commands for MB98A81183 and MB98A8xx73.
- A read from a sector being erase suspended may result in invalid data.

10. Intelligent Identifier (ID) Read Mode

 Each common memory can execute an Intelligent Identifier operation, initiated by writing Intelligent ID command (90H). Following the command write, a read cycle from address 00H retrieves the manufacture code, and a read cycle from address 01H returns the device code as follows. To terminate the operation, it is necessary to write Read/Reset command.

11. Hardware Reset (not applied for MB98A81063)

- The Card may be reset by driving the RESET pin to V_{IH}. The RESET pin must be kept High (V_{IH}) for at least 500 ns. Any operation in progress will be terminated and the card will be reset to the read mode 20 μs after the RESET pin is driven High. If a hardware reset occurs during a program operation, the data at that particular location will be indeterminate.
- When the RESET pin is high and the internal reset is complete, the Card goes to standby mode and cannot be accessed. Also, note that all the data output pins are High-Z for the duration of the RESET pulse. Once the RESET pin is taken low, the Card requires 500 ns of wake up time until outputs are valid for read access.
- If hardware reset occurs during a erase operation, there is a possibility that the erasing sector(s) cannot be used.

■ FUNCTION DESCRIPTIONS (Continued)

12. Data Protection

- The card has WP (Write Protect) switch for write lockout.
- To avoid initiation of a write cycle during Vcc power-up and power-down, a write cycle is locked out for Vcc less than 3.2 V (typically 3.7 V). If Vcc < VLKO, the command register is disabled and all internal program/erase circuits are disabled. Under this condition the device will reset to the read mode. Subsequent writes will be ignored until the Vcc level is greater than VLKO. It is the users responsibility to ensure that the control pins are logically correct to prevent unintentional writes when Vcc is above 3.2 V.</p>
- If Vcc would be less than VLKO during program/erase operation, the operation will stop. And after that, the operation will not resume even if Vcc returns recommended voltage level. Therefore, program command must be written again because the data on the address interrupted program operation is invalid. And regarding interrupting erase operation, there is possibility that the erasing sector(s) cannot be used.
- Noise pulses of less than 5 ns (typical) on OE, CE or WE will not initiate a write cycle.

■ FUNCTION TRUTH TABLE

MAIN MEMORY FUNCTION*1

| Mode | RESET*3 | REG | CE2 | CE1 | Ao | OE | WE | WP* | Data Inp | ut/Output | WP SW |
|-----------------|---------|-----|-----|-----|----|----|-----|----------|--------------------------------|---------------------------------|---------|
| Mode | RESELS | REG | GEZ | GEI | A0 | UE | VVE | 2 | D8 to D15 | Do to D7 | WF 3W |
| Hardware Reset | Н | Х | Х | Х | Х | Х | Х | Х | Hig | h-Z | |
| Standby | | Х | Н | Н | Х | Х | Х | X | Hig | h-Z | |
| Read (x8 No.1) | | | Н | L | L | | | | High-Z | D _{оит} (Even Byte) | |
| Read (x8 No.1) | | | 11 | | Н | L | н | x | T ligh-z | D _{оит} (Odd Byte) | P or NP |
| Read (x8 No.2) | | | L | н | х | | | | D _{оит} (Odd Byte) | High-Z | |
| Read (x16) | | | | L |] | | | | D | TUC | |
| Write (x8 No.1) | | | | | L | | | L | | D _{iN} (Even Byte) | NP |
| Output Disable | L | Н | н | L | | | | Н | Lliah 7 | High-Z | Р |
| Write (x8 No.1) | | | | | Н | | | L High-Z | D _{IN} (Odd Byte) | NP | |
| Output Disable | _ | | | | | н | L | Н | | | Р |
| Write (x8 No.2) | | | | н | | | | L | D _{iN} (Odd Byte) | High-Z | NP |
| Output Disable | _ | | L | | x | | | Н | High-Z | - | Р |
| Write (x16) | | | | | | | | L | C |) _{IN} | NP |
| Output Disable | | | | L | | | | Н | Hig | ıh-Z | Р |
| Output Disable | | Х | Х | Х | Х | Н | Н | Х | Hig | ıh-Z | P or NP |

Notes:

*1: H =V_{IH}, L = V_{IL}, X = Either V_{IL} or V_{IH}, WP SW = Write Protect Switch, P = Protect, NP = Non Protect

*2: L-level is output when WPSW = NP. H-level is output when WPSW = P.

*3: Not available for MB98A81063.

■ FUNCTION TRUTH TABLE (Continued)

ATTRIBUTE MEMORY FUNCTION*1

| Mode | de RESET*3 RE | | CE2 | CE1 | Ao | ŌE | WE | WP* | Data Inp | ut/Output | WP SW | |
|-----------------|---------------|-----|-----|-----|----|----|-----|-----|-----------------------------------|----------------|---------|----|
| Wode | RESET S | REG | GEZ | GEI | A0 | UE | VVE | 2 | D ₈ to D ₁₅ | Do to D7 | | |
| Standby | | Х | Н | Н | Х | Х | Х | Х | Hig | h-Z | - | |
| Read (x8 No.1) | | | н | L | L | | | | High-Z | Dout | | |
| Read (x8 No.1) | | | | | Н | | н | x | r ligh-z | Н | P or NP | |
| Read (x8 No.2) | | | L | Н | Х | | | Н | High-Z | | | |
| Read (x16) | | | | L | | | | | 11 | Dout | | |
| Write (x8 No.1) | | | | | L | | | L | | DIN | NP | |
| Output Disable | | | | | | | | Н | | High-Z | Р | |
| Write (x8 No.1) | L | L | н | L | н | | | L | High-Z | INVALID Din | NP | |
| Output Disable | | | | | | | | Н | | | Р | |
| Write (x8 No.2) | | | | н | | | Н | L | L | INVALID Dıℕ | High-Z | NP |
| Output Disable | | | | | v | | | Н | High-Z | | Р | |
| Write (x16) | | | | | X | | | L | INVALID Din | Dın | NP | |
| Output Disable | 1 | | | | | | | Н | High-Z | | Р | |
| Output Disable | | Х | Х | Х | Х | Н | Н | Х | Hig | h-Z | P or NP | |

Notes:

*1: H = VIH, L = VIL, X = Either VIL or VIH, WP SW = Write Protect Switch, P = Protect, NP = Non Protect

*2: L-level is output when WPSW = NP. H-level is output when WPSW = P.

*3: Not available for MB98A81063.

■ COMMAND DEFINITION TABLE

Command table for 8-bit Mode

| Command | Bus Cycle | 1st Write | | Write/ | 2nd Bus Write/Read Cycle | | Bus Cycle | 4th I Write/ Cyc | Read | 5th Write | | 6th Write | | |
|------------------|--------------|--------------|-----|-----------|--------------------------------|-----------|--------------|------------------------|-------------|--------------|-----|--------------|-----|-----|
| Read/Reset 1 | 2 | Wr | ite | Rea | ad | | | | | | | | | |
| Reau/Reset 1 | 2 | CA | F0H | RA | RD | | | | | | | | | |
| | | Wr | ite | Wri | te | Wi | rite | Re | ad | | | | | |
| Read/Reset 2 | 4 | RCMA 1 | AAH | RCMA 2 | 55H | RCMA 1 | F0H | RA | RD | - | | | | |
| Read Intelli- | | Wr | ite | Write | | Wi | rite | Re | ad | | | | | |
| gent ID Codes | 4 | ICMA1 | AAH | ICMA2 | 55H | ICMA1 | 90H | IA | ID | | | | | |
| | | Wr | ite | Wri | Write | | Write Write | | | | | | | |
| Byte Program | 4 | PCMA 1 | AAH | PCMA2 | 55H | PCMA 1 | A0H | PA | PD | | | | | |
| | | Wr | ite | Wri | te | Wi | Write | | ite | Write | | Wr | ite | |
| Sector Erase | 6 | SCMA 1 | AAH | SCMA2 | 55H | SCMA 1 | 80H | SCMA1 | AAH | SCMA 2 | 55H | SA | 30H | |
| | | Wr | ite | Wri | te | Wi | Write | | Write Write | | Wr | ite | Wr | ite |
| Chip Erase | 6 | CCMA 1 | AAH | CCMA 2 | 55H | CCMA 1 | 80H | CCMA 1 | AAH | CCMA 2 | 55H | CCMA 1 | 10H | |
| Sector Erase | 1 | Wr | ite | | | | | | | | | | | |
| Suspend | | CA | B0H | | | | | | | | | | | |
| Sector Erase | 1 | Wr | ite | | | | | | | | | | | |
| Resume | | CA | 30H | | | | | | | | | | | |

Notes:

CA: Chip Address.

(address in chip selected by A₀, A₂₂, A₂₃ and A₂₄)

SA: Sector Address (address in 64 KB selected by A₀, A₁₇, A₁₈, A₁₉, A₂₀, A₂₁, A₂₂, A₂₃ and A₂₄)

PA: Program Address (address to be programmed)

RA: Read Address (address to be read)

IA: Intelligent ID read address (Manufacture Code 0000H, Device Code 0002H)

PD: Programming data

RD: Read data

ID: Intelligent Identifier (ID) Code

| CCMA1, CCMA2: | Command adddress for chip erase |
|---------------|---|
| SCMA1, SCMA2: | Command address for sector erase |
| PCMA1, PCMA2: | Command address for program |
| RCMA1, RCMA2: | Command address for Read/Reset |
| ICMA1, ICMA2: | Command address for intelligent ID read |

See "Command Address Table for 8-bit Mode" in page 17.

Command Table for 16-bit Mode*1

| Command | Bus Cycle | 1st Write | Bus Cycle | 2nd Write/ Cyd | Read | | Bus Cycle | 4th Write/ Cyd | Read | | Bus Cycle | | Bus Cycle |
|------------------|--------------|--------------|--------------|----------------------|-------|-----------|--------------|----------------------|-----------|-----------|--------------|-----------|--------------|
| Read/Reset 1 | 2 | Wi | ite | Re | ad | | | | | | | | |
| Reau/Reset 1 | 2 | _ | F0F0H | RA | RD | | | | | | | | |
| | | Wi | ite | Wr | | Wi | | Re | ad | | | | |
| Read/Reset 2 | 4 | RCMA 1 | AAAA H | RCMA 2 | 5555H | RCMA 1 | F0F0H | RA | RD | | | | |
| Read Intelli- | | Wi | ite | Wr | ite | Wi | rite | Re | ad | | | | |
| gent ID Codes | 4 | ICMA1 | AAAA H | ICMA2 | 5555H | ICMA1 | 9090H | IA | ID | | | | |
| | | Wi | ite | Wr | ite | Wi | rite | Wr | ite | | | | |
| Byte Program | 4 | PCMA 1 | AAAA H | PCMA2 | 5555H | PCMA 1 | A0A0 H | PA | PD | | | | |
| | | Wi | ite | Wr | ite | Wi | rite | Wr | ite | W | rite | W | rite |
| Sector Erase | 6 | SCMA 1 | AAAA H | SCMA2 | 5555H | SCMA 1 | 8080H | SCMA1 | AAAA H | SCMA 2 | 5555H | SA | 3030H |
| | | Wi | ite | Wr | | Wi | | Wr | | | rite | | rite |
| Chip Erase | 6 | CCMA 1 | AAAA H | CCMA 2 | 5555H | CCMA 1 | 8080H | CCMA 1 | AAAA H | CCMA 2 | 5555H | CCMA 1 | 1010H |
| Sector Erase | | Wi | ite | | | | | | | | | | |
| Suspend | 1 | CA | B0B0 H | | | | | | | | | | |
| Sector Erase | 1 | Wi | ite | | | | | | | | | | |
| Resume | 1 | CA | 3030H | | | | | | | | | | |

Notes:

CA: Chip Address.

s. (address in chip selected by A₂₂, A₂₃ and A₂₄)

SA: Sector Address (address in 128 KB selected by A17, A18, A19, A20, A21, A22, A23 and A24)

PA: Program Address (address to be programmed)

- RA: Read Address (address to be read)
- IA: Intelligent ID read address (Manufacture Code 0000H, Device Code 0001H)

PD: Programming data

RD: Read data

ID: Intelligent Identifier (ID) Code

| CCMA1, CCMA2: | Command address for chip erase |
|---------------|---|
| SCMA1, SCMA2: | Command address for sector erase |
| PCMA1, PCMA2: | Command address for program |
| RCMA1, RCMA2: | Command address for Read/Reset |
| ICMA1, ICMA2: | Command address for intelligent ID read |

See "Command Address Table for 16-bit Mode" in page 17.

*1: Address number is not contained "Ao".

■ COMMAND DEFINITION TABLE (Continued)

Command Address Table for 8-bit Mode

| Command Address | MB98A81063 | MB98A81183 | MB98A81273, 81373, 81473, 81573 |
|--------------------|---------------------------|--------------------------|------------------------------------|
| CCMA1 | (CA AND 000001h) OR AAAAh | (CA AND 000001h) OR AAAh | CA |
| CCMA2 | (CA AND 000001h) OR 5554h | (CA AND 000001h) OR 554h | CA |
| SCMA1 | (SA AND 000001h) OR AAAAh | (SA AND 000001h) OR AAAh | CA |
| SCMA2 | (SA AND 000001h) OR 5554h | (SA AND 000001h) OR 554h | CA |
| PCMA1 | (PA AND 000001h) OR AAAAh | (PA AND 000001h) OR AAAh | CA |
| PCMA2 | (PA AND 000001h) OR 5554h | (PA AND 000001h) OR 554h | CA |
| RCMA1 | (RA AND 000001h) OR AAAAh | (RA AND 000001h) OR AAAh | CA |
| RCMA2 | (RA AND 000001h) OR 5554h | (RA AND 000001h) OR 554h | CA |
| ICMA1 | (IA AND 000001h) OR AAAAh | (IA AND 000001h) OR AAAh | CA |
| ICMA1 | (IA AND 000001h) OR 5554h | (IA AND 000001h) OR 554h | CA |

Command Address Table for 16-bit Mode

| Command Address | MB98A81063 | MB98A81183 | MB98A81273, 81373, 81473, 81573 |
|--------------------|------------|------------|------------------------------------|
| CCMA1 | 5555h | 555h | CA |
| CCMA2 | 2AAAh | 2AAh | CA |
| SCMA1 | 5555h | 555h | CA |
| SCMA2 | 2AAAh | 2AAh | CA |
| PCMA1 | 5555h | 555h | CA |
| PCMA2 | 2AAAh | 2AAh | CA |
| RCMA1 | 5555h | 555h | CA |
| RCMA2 | 2AAAh | 2AAh | CA |
| ICMA1 | 5555h | 555h | CA |
| ICMA1 | 2AAAh | 2AAh | СА |

WRITE OPERATION STATUS

Hardware Sequence Flag Table

| | Status | | D7, D15 | D 6, D 14 | D5, D13 | D ₃ , D ₁₁ | D2, D10*4 | R/B*4 |
|------------------|----------------------------|-----|-------------------------------------|-------------------------|---------|--|-----------|-------|
| | Programming | | D7, D15 | Toggle | 0 | 0 | 1 | 0 |
| | Erasing | | 0 | Toggle | 0 | 1 | Toggle | 0 |
| In | Erase | (1) | 1 | 1 | 0 | 1 | *1 | 1 |
| Progress | Suspend Read | (2) | Data | Data | Data | Data | Data | 1 |
| | Erase Suspend*4 Program | | $\overline{D}_7, \overline{D}_{15}$ | *2 | 0 | 1 | *1, *3 | 0 |
| | Programming | | D7, D15 | Toggle | 1 | 0 | 1 | 0 |
| Exceeded Time | Erasing | | 0 | Toggle | 1 | 1 | N/A | 0 |
| Limits | | | $\overline{D}_7, \overline{D}_{15}$ | Toggle | 1 | 1 | N/A | 0 |

Notes:

- (1): Erase Suspended Sector (2): Non-Erase Suspended Sector
- *1. Performing successive read operations from the erase-suspended sector will cause D₂, D₁₀ to toggle.
- *2. Performing successive read operations from any address will cause D₆, D₁₄ to toggle.
- *3. Reading the byte address being programmed while in the erase-suspend program mode will indicate logic "1" at the D₂, D₁₀ bit. However, successive reads from the erase-suspended sector will cause D₂, D₁₀ to to toggle.
- *4. Not applied for MB98A81063.

D7, D15 (Data Polling)

The card features Data Polling as a method to indicate to the host that the Program/Erase Operation are in progress or completed. During the program operation an attempt to read the program address will produce the compliment of the data last written to D_7/D_{15} . Upon completion of the program operation, an attempt to read the program address will produce the true data last written to D_7/D_{15} . During the erase operation, an attempt to read the program address will produce a "0" at the D_7/D_{15} output. Upon completion of the erase operation an attempt to read the device will produce a "1" at the D_7/D_{15} output.

For Chip Erase, the Data Polling is valid after the rising edge of the sixth \overline{WE} pulse in the six write pulse sequence. For sector erase, the Data Polling is valid after the last rising edge of the sector erase \overline{WE} pulse. Even if the device has completed the operation and D_7/D_{15} has a valid data, the data outputs on D₀ to D₆/D₈ to D₁₄ may be still invalid. The valid data on D₀ to D₇/D₈ to D₁₅ will be read on the successive read attempts.

The Data Polling feature is only active during the programming operation, erase operation, sector erase timeout, Erase Suspend Read mode and Erase Suspend Program mode.

D₆, D₁₄ (Toggle Bit I)

The card also features the "Toggle Bit" as a method to indicate to the host system that the Program/Erase Operation are in progress or completed.

During an Program or Erase cycle, successive attempts to read (\overline{OE} or \overline{CE} toggling) data from the card will result in D₆/D₁₄ toggling between one and zero. Once the Program or Erase cycle is completed, D₆/D₁₄ will stop toggling and valid data will be read on the next successive attempts. During programming, the Toggle Bit is valid after the rising edge of the fourth \overline{WE} pulse in the four write pulse sequence. For chip erase, the Toggle Bit is valid after the rising edge of the sixth \overline{WE} pulse in the six write pulse sequence. For sector erase, the Toggle Bit is valid after the last rising edge of the sector erase \overline{WE} pulse. The Toggle Bit is also active during the sector time out.

Either \overline{CE} or \overline{OE} toggling will cause the D₆/D₁₄ to toggle.

D5, D13 (Exceeded Timing Limits)

 D_5/D_{13} will indicate if the program or erase time has exceeded the specified limits (internal pulse count). Under these conditions D_5/D_{13} will produce a "<u>1</u>". This is a failure condition which indicates that the program or erase cycle was not successfully completed. Data Polling is the only operating function of the card under this condition. If this failure condition occurs during sector erase operation, it specifies that a particular sector is bad and it may not be reused, however, other sectors are still functional and may be used for the program or erase operation. The chip must be reset to use other sectors. Write the Reset command sequence to the chip, and then execute Program or Erase command sequence. This allows the system to continue to use the other active sectors in the chip.

If this failure condition occurs during the chip erase operation, it specifies that the entire chip is bad or combination of sectors are bad.

If this failure condition occurs during the byte programming operation, it specifies that the entire sector containing that byte is bad and this sector may not be reused, (other sectors are still functional and can be reused).

The D_5/D_{13} failure condition may also appear if a user tries to program a non blank location without erasing. In this case the card locks out and never completes the card operation. Hence, the system never reads a valid data on D_7/D_{15} bit and D_6/D_{14} never stops toggling. Once the card has exceeded timing limits, the D_5/D_{13} bit will indicate a "1". Please note that this is not a device failure condition since the device was incorrectly used.

D₃, D₁₁ (Sector Erase Timer)

After the completion of the initial sector erase command sequence the sector erase time-out will begin. D_3/D_{11} will remain low until the time-out is complete. Data Polling and Toggle Bit are valid after the initial sector erase command sequence.

If Data Polling or the Toggle Bit indicates the card has been written with a valid erase command, D_3/D_{11} may be used to determine if the sector erase timer window is still open. If D_3/D_{11} is high ("1") the internally controlled erase cycle has begun; attempts to write subsequent commands to the card will be ignored until the erase operation is completed as indicated by Data Polling or Toggle Bit. If D_3/D_{11} is low ("0"), the card will accept additional sector erase commands. To insure the command has been accepted, the system software should check the status of D_3/D_{11} prior to and following each subsequent sector erase command. If D_3/D_{11} were high on the second status check, the command may not have been accepted.

Refer to Table : Hardware Sequence Flags.

D₂, D₁₀ (Toggle Bit II, not applied for MB98A81063)

This Toggle bit, along with D₆, can be used to determine whether the card is in the Erase operation or in Erase Suspend.

Successive reads from the erasing sector will cause D_2 to toggle during the Erase operation. If the card is in the erase-suspended-read mode, successive reads from the erase-suspended sector will cause D_2 to toggle. When the card is in the erase-suspended-program mode, successive reads from the byte address of the non-erase suspended sector will indicate a logic '1' at the D_2 bit.


D₆ is different from D₂ in that D₆ toggles only when the standard Program or Erase, or Erase Suspend Program operation is in progress.

R/B (Ready/Busy, not applied for MB98A81063)


The card provides a R/B open-drain output pin as a way to indicate to the system that the program or erase operation are either in progress or has been completed. If the output is low, the card is busy with either a program or erase operation. If the card is placed in an Erase Suspend mode, the R/B output will be high.


During programming, the R/ \overline{B} pin is driven low after the rising edge of the fourth \overline{WE} pulse. During an erase operation, the R/ \overline{B} pin is driven low after the rising edge of the sixth \overline{WE} pulse. The R/ \overline{B} pin will indicate a busy condition during the RESET pulse.

PROGRAM / ERASE FLOWCHART


























■ RECOMMENDED OPERATING CONDITIONS

| Parameter | Symbol | Min. | Тур. | Max. | Unit |
|---------------------|--------|------|------|------|------|
| Vcc Supply Voltage | Vcc | 4.75 | 5.0 | 5.25 | V |
| Ground | GND | | 0 | | V |
| Ambient Temperature | TA | 0 | | 55 | °C |

■ DC CHARACTERISTICS

| Deremeter | Toot Conditono | Symbol | | Unit | | |
|---------------------------|---|--------|------|------------|---------|--------|
| Parameter | Parameter Test Conditons Syn | | Min. | Тур. | Max. | Unit |
| Input Leakage Current *1 | $V_{CC} = V_{CC} \max$, $V_{IN} = 0 V \text{ or } V_{CC}$ | lu | | ±1.0 | ±20 | μA |
| Output Leakage Current *2 | Vcc = Vcc max., VIN = 0 V or Vcc | ILO | | ±1.0 | ±20 | μA |
| Standby Current | $\frac{V_{CC}}{CE1} = \frac{V_{CC}}{CE2} = V_{CC} V_{IN} = 0 V \text{ or } V_{CC}$ | ISB1 | | 0.5 | 1.7 | mA |
| | $V_{CC} = V_{CC} \max_{i}, \overline{CE}1, \overline{CE}2 = V_{IH}$ $V_{IN} = V_{IL} \text{ or } V_{IH}$ | ISB2 | | 4.0 | 8.0 | mA |
| Active Read Current | Vcc = Vcc max., CE1, CE2 = VIL Cycle = 200 ns, lout = 0 mA | Icc1 | | 100 | 160 | mA |
| Program Current | Program in progress (x16 mode) | Icc2 | | | 120 | mA |
| Erase Current | Erase in progress (x16 mode) | Іссз | | | 120 | mA |
| Input Low Voltage | _ | VIL | -0.3 | _ | 0.8 | V |
| Input High Voltage | _ | Vін | 2.4 | | Vcc+0.3 | V |
| Output Low Voltage | lo∟ = 3.2 mA, Vcc = Vcc min. | Vol | | | 0.4 | V |
| Output High Voltage *3 | Iон = 2.0 mA, Vcc = Vcc min. | Vон | 3.8 | | | V |
| Low Vcc Lock-out Voltage | Common Memory Attribute Memory | Vlko | 3.2 | 3.7 3.8 | 4.2 | V V |

Notes:

*1 This value does not apply to $\overline{CE1}$, $\overline{CE2}$, \overline{WE} and \overline{REG} .

*2 This value does not apply to BVD1, BVD2, CD1 and CD2.

*3 This value does not apply to BVD1 and BVD2.

■ CAPACITANCE ($T_A = 25^{\circ}C$, f = 1 MHz, $V_{IN} = V_{I/O} = GND$)


| Parameter | Symbol | Min. | Max. | Unit |
|----------------------|--------|------|------|------|
| Input Capacitance *1 | CIN | | 75 | pF |
| I/O Capacitance *2 | Cı/o | | 50 | pF |

Notes:

*1 This value does not apply to TE1, TE2, WE, REG and RESET.

*2 This value does not apply to $\overline{CD1}$, $\overline{CD2}$, BVD1 and BVD2.

ACTEST CONDITIONS



PROGRAM AND ERASE PERFORMANCES

MAIN MEMORY PROGRAM / ERASE PERFORMANCE

(MB98A81063)

| Parameter | Min. | Тур. | Max. | Unit |
|--------------------------|---------|-----------|------|--------|
| Byte Program Time *1 | | 16 | 1000 | μs |
| Chip Programming Time *1 | | 8.5 | 50 | Sec. |
| Sector Erase Time *2 | | 1.5 | 30 | Sec. |
| Program/Erase Cycles | 100,000 | 1,000,000 | | Cycles |

Notes:

*1 Excludes system-level overhead.

*2 Excludes 00H programming prior to erasure.

(MB98A81183)

| Parameter | Min. | Тур. | Max. | Unit |
|--------------------------|---------|-----------|------|--------|
| Byte Program Time *1 | | 8 | 2000 | μs |
| Chip Programming Time *1 | | 8 | 25 | Sec. |
| Sector Erase Time *2 | | 1 | 15 | Sec. |
| Program/Erase Cycles | 100,000 | 1,000,000 | | Cycles |

Notes:

*1 Excludes system-level overhead.

*2 Excludes 00H programming prior to erasure.

■ PROGRAM AND ERASE PERFORMANCES (Continued)

(MB98A81273, 81373, 81473, 81573)

| Parameter | Min. | Тур. | Max. | Unit |
|--------------------------|---------|-----------|------|--------|
| Byte Programming Time *1 | | 8 | 2000 | μs |
| Chip Programming Time *1 | | 16 | 50 | Sec. |
| Sector Erase Time *2 | | 1 | 15 | Sec. |
| Program/Erase Cycles | 100,000 | 1,000,000 | | Cycles |

Notes:

*1 Excludes system-level overhead.

*2 Excludes 00H programming prior to erasure.

ATTRIBUTE MEMORY PROGRAM PERFORMANCE

| Parameter | Min. | Тур. | Max. | Unit |
|----------------------------|---------|------|------|-------|
| Byte Program Time | | | 1 | ms |
| Number of Program per Byte | 100,000 | | | Times |

■ AC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

MAIN MEMORY READ CYCLE*1

| Parameter | Symbol | Min. | Max. | Unit |
|---|--------|------|------|------|
| Read Cycle Time | tRC | 150 | | ns |
| Card Enable Access Time | tCE | | 150 | ns |
| Address Access Time | tACC | | 150 | ns |
| Output Enable Access Time | tOE | | 75 | ns |
| Card Enable to Output in Low-Z*2 | tCLZ | 5 | | ns |
| Card Disable to Output in High-Z*2 | tCHZ | | 60 | ns |
| Output Enable to Output in Low-Z*2 | tOLZ | 5 | | ns |
| Output Disable to Output in High-Z*2 | tOHZ | | 60 | ns |
| Output Hold from Address, CE, or OE Change *3 | tOH | 5 | | ns |
| Ready Time from RESET | tRDY | | 20 | ms |

Notes:

*1 Rise/Fall time < 5 ns.

*2 Transition is measured at the point of ±500 mV from steady state voltage. This parameter is specified using Load II in Fig. 11.

*3 This parameter is specified from the rising edge of \overline{OE} , $\overline{CE1}$ or $\overline{CE2}$, whichever occurs first.

(Recommended operating conditions unless otherwise noted.)

MAIN MEMORY PROGRAM / ERASE CYCLE*1 *2

| Parameter | Symbol | Min. | Тур. | Max. | Unit |
|--|--------|------|------|------|------|
| Write Cycle Time | tWC | 150 | | | ns |
| Address Setup Time | tAS | 20 | | | ns |
| Address Hold Time | tAH | 20 | | | ns |
| Data Setup Time | tDS | 50 | | | ns |
| Data Hold Time | tDH | 20 | | | ns |
| Read Recovery Time (WE control) | tGHWL | 10 | | | ns |
| Read Recovery Time (CE control) | tGHEL | 10 | | | ns |
| Output Enable Hold Time | tOEH | 10 | | | ns |
| Card Enable Setup Time | tCS | 20 | | | ns |
| Card Enable Hold Time | tCH | 0 | | | ns |
| Write Enable Pulse Width | tWP | 80 | | | ns |
| Write Enable Setup Time | tWS | 0 | | | ns |
| Write Enable Hold Time | tWH | 0 | | | ns |
| Card Enable Pulse Width | tCP | 100 | | | ns |
| Duration of Byte Program Operation (/WE control) | tWHWH1 | | 8 | | μs |
| Duration of Erase Operation *3 (/WE control) | tWHWH2 | | 1 | 15 | S |
| Duration of Byte Program Operation (/CE control) | tEHEH1 | | 8 | | μs |
| Duration of Erase Operation *3 (/CE control) | tEHEH2 | | 1 | 15 | S |
| Vcc Setup Time *4 | tVCS | 50 | | | μs |
| Reset Pulse Width | tRP | 500 | | | ns |
| Busy Delay Time | tBSY | 100 | | | ns |

Notes:

*1 Read timing parameters during Program/Erase operations are the same as those during read only operations. Refer to AC characteristics for Main Memory Read Cycle.

*2 Rise/Fall time \leq 5 ns.

*3 These do not include the preprogramming time.

*4 Not 100% tested.

ATTRIBUTE MEMORY READ CYCLE *1

| Parameter | Symbol | Min. | Max. | Unit |
|-------------------------------------|--------|------|------|------|
| Read Cycle Time | tRRC | 250 | | ns |
| Address Access Time | tRAA | | 250 | ns |
| Card Enable Access Time | tRCE | | 250 | ns |
| Output Enable Access Time | tROE | | 125 | ns |
| Output Hold from Address Change | tROH | 5 | | ns |
| Card Enable to Output Low-Z *2 | tRCLZ | 5 | | ns |
| Output Enable to Output Low-Z *2 | tROLZ | 5 | | ns |
| Card Enable to Output High-Z *2 | tRCHZ | | 60 | ns |
| Output Enable to Output High-Z *2*3 | tROHZ | | 60 | ns |

Notes:


- *1 Rise/Fall time < 5 ns.
- *2 Transition is measured at the point of ±500 mV from steady state voltage. This parameter is specified using Load II in Fig. 3.
- *3 This parameter is specified from the rising edge of \overline{OE} , $\overline{CE1}$ or $\overline{CE2}$, whichever occurs first.

ATTRIBUTE MEMORY PROGRAM CYCLE

| Parameter | Symbol | Min. | Max. | Unit |
|--------------------------|--------|------|------|------|
| Address Setup Time | tRAS | 20 | | ns |
| Card Enable Setup Time | tRCS | 0 | | ns |
| Output Enable Setup Time | tOES | 20 | | ns |
| Write Pulse Width | tRWP | 100 | 1000 | ns |
| Address Hold Time | tRAH | 50 | | ns |
| Data Setup Time | tRDS | 50 | | ns |
| Data Hold Time | tRDH | 20 | | ns |
| Card Enable Hold Time | tRCH | 0 | | ns |
| Output Enable Hold Time | tROEH | 20 | | ns |
| Program Time | tRWR | | 1 | ms |

■ TIMING DIAGRAM


MAIN / ATTRIBUTE MEMORY READ CYCLE TIMING DIAGRAM (WE = VIH, REG = VIH)*1



- *1 The addresses and parameters in () are applied for attribute memory access.
- *2 A0 = Either V_{IH} or V_{IL}.

■ TIMING DIAGRAM (Continued)

MAIN / ATTRIBUTE MEMORY READ CYCLE TIMING DIAGRAM (Continued) (WE = VIH, REG = VIH)*1




Note:

*1 The addresses and parameters in () are applied for attribute memory access.


■ TIMING DIAGRAM (Continued)

MAIN / ATTRIBUTE MEMORY READ CYCLE TIMING DIAGRAM(Continued)(WE = VH, REG = VH)*1



- *1 The addresses and parameters in () are applied for attribute memory access.
- *2 $A_0 = Either V_{IH} \text{ or } V_{IL}.$

MAIN MEMORY PROGRAM CYCLE TIMING DIAGRAM (WE = CONTROLLED, REG = VIH)




Notes:

*1 See "FUNCTION TRUTH TABLE".


^{*2} PCMA1/PCMA2 = Command Address for Program, PA = Program Address, PD = Program Data. See "COM-MAND DEFINITION TABLE".

MAIN MEMORY PROGRAM CYCLE TIMING DIAGRAM (CE = CONTROLLED, REG = VIII)




- *1 See "FUNCTION TRUTH TABLE".
- *2 PCMA1/PCMA2 = Command Address for Program, PA = Program Address, PD = Program Data. See "COM-MAND DEFINITION TABLE".

MAIN MEMORY ERASE CYCLE TIMING DIAGRAM (WE = CONTROLLED, REG = VH)




- *1 See "FUNCTION TRUTH TABLE".
- *2 CCMA1/CCMA2 = Command Address for Chip Erase, SCMA1/SCMA2 = Command Address for Sector Erase, SA = Sector Address. See "COMMAND DEFINITION TABLE".

MAIN MEMORY ERASE CYCLE TIMING DIAGRAM (\overline{CE} = CONTROLLED, \overline{REG} = VIH)



- *1 See "FUNCTION TRUTH TABLE".
- *2 CCMA1/CCMA2 = Command Address for Chip Erase, SCMA1/SCMA2 = Command Address for Sector Erase, SA = Sector Address. See "COMMAND DEFINITION TABLE".


MAIN MEMORY DATA POLLING CYCLE TIMING DIAGRAM (REG = VIH)



- *1 VA = PA for Programming Cycle, VA = SA for Sector Erase, VA = CA for Chip Erase.
- *2 See "FUNCTION TRUTH TABLE".
- *3 tEHEH1, 2 for \overline{CE} Control.
- *4 Program/Erase operation is finished.

■ TIMING DIAGRAM (Continued)


MAIN MEMORY TOGGLE BIT TIMING DIAGRAM (REG = VIH)



- *1 VA = PA for Programming Cycle, VA = SA for Sector Erase, VA = CA for Chip Erase.
- *2 See "FUNCTION TRUTH TABLE".
- *3 Program/Erase operation is finished.
- *4 PD, 10H (1010H) or 30H (3030H)

(Recommended operating conditions unless otherwise noted.)

ATTRIBUTE MEMORY WRITE CYCLE TIMING DIAGRAM (\overline{WE} = CONTROLLED, \overline{REG} = VIL)






*1 Data polling operation.

(Recommended operating conditions unless otherwise noted.)


ATTRIBUTE MEMORY WRITE CYCLE TIMING DIAGRAM (\overline{WE} = CONTROLLED, \overline{REG} = VIL)




- *1 Inputs from D_8 to D_{15} are not defined.
- *2 Data polling operation.

(Recommended operating conditions unless otherwise noted.)

R/B Timing Diagram During Program / Erase Operations (except for MB98A81063)



RESET Timing Diagram (except for MB98A81063)




■ UNIQUE FEATURES FOR FLASH MEMORY CARD

1. SPECIAL MONITORING PINS

1.1 CD1, CD2: Card Detection Pins

 $\overline{\text{CD1}}$ and $\overline{\text{CD2}}$ are to detect whether or not the card has been correctly inserted. (See Fig. 12.) When the memory card has been correctly inserted, $\overline{\text{CD1}}$ and $\overline{\text{CD2}}$ are detected by the system. $\overline{\text{CD1}}$, $\overline{\text{CD2}}$ are tied to ground on the card side as shown in Fig. 12.






1.2 WP: Write Protect Pins

This pin monitors the position of the Write Protect switch. As shown in Fig. 13, the Flash memory card has a Write Protect switch at the top of the card.


To write to the card, the switch must be turned to the "Non Protect" position and the $\overline{\text{WE}}$ pin low. And at that time, L-level is output on the WP pin.

To prevent writing to the card, the switch must be turned to the "Protect" position. At that time, H-level is output on the WP pin.

| WP Switch | WP (output) | | |
|-------------|-------------|--|--|
| Protect | Н | | |
| Non Protect | L | | |



- Fig. 13 -



FUJITSU LIMITED

For further information please contact:

Japan

FUJITSU LIMITED **Corporate Global Business Support Division Electronic Devices** KAWASAKI PLANT, 4-1-1, Kamikodanaka Nakahara-ku, Kawasaki-shi Kanagawa 211-88, Japan Tel: (044) 754-3763 Fax: (044) 754-3329

North and South America

FUJITSU MICROELECTRONICS, INC. Semiconductor Division 3545 North First Street San Jose, CA 95134-1804, U.S.A. Tel: (408) 922-9000 Fax: (408) 432-9044/9045

Europe

FUJITSU MIKROELEKTRONIK GmbH Am Siebenstein 6-10 63303 Dreieich-Buchschlag Germany Tel: (06103) 690-0 Fax: (06103) 690-122

Asia Pacific

FUJITSU MICROELECTRONICS ASIA PTE. LIMITED #05-08, 151 Lorong Chuan New Tech Park Singapore 556741 Tel: (65) 281-0770 Fax: (65) 281-0220

All Rights Reserved.

The contents of this document are subject to change without notice. Customers are advised to consult with FUJITSU sales representatives before ordering.

The information and circuit diagrams in this document presented as examples of semiconductor device applications, and are not intended to be incorporated in devices for actual use. Also, FUJITSU is unable to assume responsibility for infringement of any patent rights or other rights of third parties arising from the use of this information or circuit diagrams.

FUJITSU semiconductor devices are intended for use in standard applications (computers, office automation and other office equipment, industrial, communications, and measurement equipment, personal or household devices, etc.). CAUTION:

Customers considering the use of our products in special applications where failure or abnormal operation may directly affect human lives or cause physical injury or property damage, or where extremely high levels of reliability are demanded (such as aerospace systems, atomic energy controls, sea floor repeaters, vehicle operating controls, medical devices for life support, etc.) are requested to consult with FUJITSU sales representatives before such use. The company will not be responsible for damages arising from such use without prior approval.

Any semiconductor devices have inherently a certain rate of failure. You must protect against injury, damage or loss from such failures by incorporating safety design measures into your facility and equipment such as redundancy, fire protection, and prevention of over-current levels and other abnormal operating conditions.

If any products described in this document represent goods or technologies subject to certain restrictions on export under the Foreign Exchange and Foreign Trade Control Law of Japan, the prior authorization by Japanese government should be required for export of those products from Japan.