

3875081 G E SOLID STATE

01E 13668 D

T-51-11

## CD4066A Types

### CMOS Quad Bilateral Switch

For Transmission or Multiplexing of Analog or Digital Signals

RCA CD4066A is a quad bilateral switch intended for the transmission or multiplexing of analog or digital signals. It is pin-for-pin compatible with RCA-CD4016, but exhibits a much lower ON resistance. In addition, the ON resistance is relatively constant over the full input-signal range.

The CD4066A consists of four independent bilateral switches. A single control signal is required per switch. Both the p and the n device in a given switch are biased ON or OFF simultaneously by the control signal. As shown in Fig. 1, the well of the n-channel device on each switch is either tied to the input when the switch is ON or to  $V_{SS}$  when the switch is OFF. This configuration eliminates the variation of the switch-transistor threshold voltage with input signal, and thus keeps the ON resistance low over the full operating-signal range.

The advantages over single-channel switches include peak input-signal voltage swings equal to the full supply voltage, and more constant ON impedance over the input-signal range. For sample-and-hold applications, however, the CD4016 is recommended.


These types are supplied in 14-lead hermetic dual-in-line ceramic packages (D and F suffixes), 14-lead-in-line plastic package (E suffix), 14-lead ceramic flat package (K suffix), and in chip form (H suffix).

#### SPECIAL CONSIDERATIONS - CD4066A

- In applications where separate power sources are used to drive  $V_{DD}$  and the signal inputs, the  $V_{DD}$  current capability should exceed  $V_{DD}/R_L$  ( $R_L$  = effective external load of the 4 CD4066A bilateral switches). This provision avoids any permanent current flow or clamp action on the  $V_{DD}$  supply when power is applied or removed from CD4066A.
- In certain applications, the external load-resistor current may include both  $V_{DD}$  and signal-line components. To avoid drawing  $V_{DD}$  current when switch current flows into terminals 1, 4, 8, or 11, the voltage drop across the bidirectional switch must not exceed 0.8 volt (calculated from  $R_{ON}$  values shown).
- No  $V_{DD}$  current will flow through  $R_L$  if the switch current flows into terminals 2, 3, 9, or 10.
- Minimum bilateral switch output load resistance is 100  $\Omega$ .

#### Features:

- 15-V digital or  $\pm 7.5$ -V peak-to-peak switching
- 80  $\Omega$  typical ON resistance for 15-V operation
- Switch ON resistance matched to within 5  $\Omega$  over 15-V signal-input range
- ON resistance flat over full peak-to-peak signal range
- High ON/OFF output-voltage ratio: 65 dB typ. @  $f_{IS} = 10$  kHz,  $R_L = 10$  k $\Omega$
- High degree of linearity: < 0.5% distortion typ. @  $f_{IS} = 1$  kHz,  $V_{IS} = 5$  Vp-p,  $V_{DD}-V_{SS} \geq 10$  V,  $R_L = 10$  k $\Omega$
- Extremely low OFF switch leakage resulting in very low offset current and high effective OFF resistance: 10 pA typ. @  $V_{DD}-V_{SS} = 10$  V,  $T_A = 25^\circ C$
- Extremely high control input impedance (control circuit isolated from signal circuit):  $10^{12}$   $\Omega$  typ.
- Low crosstalk between switches: -50 dB typ. @  $f_{IS} = 0.9$  MHz,  $R_L = 1$  k $\Omega$
- Matched control-input to signal-output capacitance: Reduces output signal transients
- Frequency response, switch ON = 40 MHz (typ.)
- Quiescent current specified to 15-V
- Maximum control input leakage current of 1  $\mu$ A at 15-V (Full package-temperature range)



CD4066A  
FUNCTIONAL DIAGRAM




Fig. 1 - Schematic diagram of 1 of 4 identical switches and its associated control circuitry.

#### MAXIMUM RATINGS, Absolute-Maximum Values:

STORAGE TEMPERATURE RANGE ( $T_{STG}$ ) ..... -65 to +125°C  
OPERATING TEMPERATURE RANGE ( $T_A$ ):

PACKAGE TYPES D, F, K, H ..... -55 to +125°C

PACKAGE TYPE E ..... -40 to +85°C

DC SUPPLY VOLTAGE RANGE,  $V_{DD}$   
(Voltages referenced to  $V_{SS}$ ) ..... -0.5 to +15 V

INPUT CURRENT (TRANSMISSION GATE INCL.) .....  $\pm 10$  mA

POWER DISSIPATION PER PACKAGE:

FOR  $T_A = -40$  to  $+60^\circ C$  (PACKAGE TYPE E) ..... 500 mW

FOR  $T_A = +60$  to  $+85^\circ C$  (PACKAGE TYPE E) Derate Linearly at 12 mW/ $^\circ C$  ..... 200 mW

FOR  $T_A = -55$  to  $+100^\circ C$  (PACKAGE TYPES D, F, K) ..... 500 mW

FOR  $T_A = +100$  to  $+125^\circ C$  (PACKAGE TYPES D, F, K) Derate Linearly at 12 mW/ $^\circ C$  ..... 200 mW

DEVICE DISSIPATION PER SECTION:

FOR  $T_A =$  FULL PACKAGE-TEMPERATURE RANGE (ALL PACKAGE TYPES) ..... 100 mW

ALL SIGNAL AND DIGITAL CONTROL INPUTS .....  $V_{SS} \leq V_C \leq V_{DD}$

LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm) from case for 10 s max. ..... +265°C

#### OPERATING CONDITIONS AT $T_A = 25^\circ C$

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges.

CHARACTERISTIC	$V_{DD}$	MIN.	MAX.	UNITS
Supply Voltage Range ( $T_A$ = Full Package Temperature Range)	-	3	12	V

3875081 G E SOLID STATE

01E 13669 D T-5(-1)

## CD4066A Types

## Applications:

- Analog signal switching/multiplexing
  - Signal gating Modulator
  - Squelch control Demodulator
  - Chopper Commutating switch
- Digital signal switching/Multiplexing
- Transmission-gate logic implementation
- Analog-to-digital & digital-to-analog conversion
- Digital control of frequency, impedance, phase, and analog-signal gain

## ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	TEST CONDITIONS All Voltage Values Are in Volts		LIMITS						UNITS	
			Values at -55°C, +25°C, +125°C Apply to D, F, K, H Packages				+25°			
			Values at -40°C, +25°C, +85°C Apply to E Package				TYP.	MAX.		
	V <sub>DD</sub> (V)	-55°	-40°	+25°	+125°	+25°				
Quiescent Device Current, I <sub>L</sub> max. D, F, H Pkgs.	5	0.25	—	—	7.5	0.01	0.25		μA	
	10	0.5	—	—	15	0.01	0.5		μA	
	15	2	—	—	40	0.02	2		μA	
	5	—	2.5	15	—	0.25	2.5		μA	
	10	—	5	30	—	0.25	5		μA	
	15	—	50	500	—	0.5	50		μA	
SIGNAL INPUTS (V <sub>is</sub> ) AND OUTPUTS (V <sub>os</sub> )										
ON Resistance, R <sub>ON</sub> Max.	V <sub>C</sub> = V <sub>DD</sub>	V <sub>SS</sub>	V <sub>is</sub>	R <sub>L</sub> = 10kΩ*	220	250	300	320	80	280
	+7.5	-7.5	+7.5 to -7.5							Ω
	+15	0	0 to +15							Ω
	+5	-5	-5 to +5							Ω
	+10	0	0 to +10		400	450	520	550	120	500
	+2.5	-2.5	-2.5 to +2.5		3000	3500	5200	5500	270	5000
	-5	0	0 to +5							Ω
				R <sub>L</sub> = 10kΩ*						Ω
Δ ON Resistance Between Any 2 of 4 Switches, Δ R <sub>ON</sub>	+7.5	-7.5	+7.5 to -7.5		—	—	—	—	5	—
	+15	0	+15 to 0							Ω
	+5	-5	+5 to -5		—	—	—	—	10	—
	+10	0	+10 to 0							Ω
Sine Wave Response (Distortion)	+5	-5	5V p-p*		—	—	—	—	0.4	—
				R <sub>L</sub> = 10kΩ						%
Frequency Response Switch ON (Sine-Wave Input)	+5	-5	-5 p-p	R <sub>L</sub> = 1kΩ						
				20 log <sub>10</sub> $\frac{V_{os}}{V_{is}}$ = -3dB	—	—	—	—	40	—
										MHz
Feedthrough-Switch OFF	+5	-5	-5 p-p	R <sub>L</sub> = 1kΩ					1.25	—
				20 log <sub>10</sub> $\frac{V_{os}}{V_{is}}$ = -50dB	—	—	—	—		MHz
Input or Output Leakage – Switch OFF (Effective OFF Resistance)	V <sub>DD</sub>	V <sub>C</sub> = V <sub>SS</sub>		±7.5	—	—	—	—	±0.1	±100*
	+7.5	-7.5			—	—	—	—	±0.1	±100*
	+5	-5	±5		—	—	—	—	—	nA
Crosstalk Between Any 2 of the 4 Switches (f at -50 dB)	V <sub>C(A)</sub> =V <sub>DD</sub> =+5 V <sub>C(B)</sub> =V <sub>SS</sub> =-5 R <sub>L</sub> = 1kΩ	(A) 5V P-P			—	—	—	—	0.9	—
				20 log <sub>10</sub> $\frac{V_{os(B)}}{V_{os(A)}}$ (A)	—	—	—	—		MHz




Fig. 2 (a) — Typical channel ON resistance vs. signal voltage for three values of supply voltage (V<sub>DD</sub>—V<sub>SS</sub>).




Fig. 2 (b) — Typical channel ON resistance vs. signal voltage with supply voltage (V<sub>DD</sub>—V<sub>SS</sub>) = 5 V.




Fig. 2 (c) — Typical channel ON resistance vs. signal voltage with supply voltage (V<sub>DD</sub>—V<sub>SS</sub>) = 10 V.




Fig. 2 (d) — Typical channel ON resistance vs. signal voltage with supply voltage (V<sub>DD</sub>—V<sub>SS</sub>) = 15 V.

3875081 G E SOLID STATE

01E 13670 D T-51-II

## CD4066A Types

## ELECTRICAL CHARACTERISTICS (Cont'd)

CHARACTERISTIC	TEST CONDITIONS All Voltage Values Are in Volts	LIMITS						UNITS
		Values at -55°C, +25°C, +125°C Apply to D, F, K, H Packages				+25°		
	V <sub>DD</sub> (V)	-55°	-40°	+85°	+125°	TYP.	MAX.	
Propagation Delay (Signal Input to Signal Output) t <sub>pd</sub>	V <sub>DD</sub> = 5 V <sub>C</sub> = V <sub>DD</sub> V <sub>SS</sub> = GND C <sub>L</sub> = 15pF V <sub>is</sub> = sq. wave t <sub>r</sub> , t <sub>f</sub> = 20 ns (Input Signal)	-	-	-	-	20	50	ns
	V <sub>DD</sub> = 10 V <sub>C</sub> = V <sub>DD</sub> V <sub>is</sub> = sq. wave t <sub>r</sub> , t <sub>f</sub> = 20 ns (Input Signal)	-	-	-	-	10	25	
Capacitance: Input, C <sub>is</sub> Output, C <sub>os</sub> Feedthrough, C <sub>ios</sub>	V <sub>DD</sub> = +5	-	-	-	-	8	-	pF
	V <sub>CC</sub> = V <sub>SS</sub> = -5	-	-	-	-	8	-	
	-	-	-	-	-	0.5	-	
CONTROL (V <sub>C</sub> )	-	-	-	-	-	-	-	
Noise Immunity, V <sub>NL</sub> Min.	V <sub>is</sub> ≤ V <sub>DD</sub> I <sub>is</sub> = 10nA V <sub>DD</sub> - V <sub>SS</sub> = 10	2	2	2	2	2 min 4.5	-	V
Input Leakage Current, I <sub>IL</sub> Max.	V <sub>is</sub> ≤ V <sub>DD</sub> V <sub>DD</sub> - V <sub>SS</sub> = 15 V <sub>C</sub> ≤ V <sub>DD</sub> - V <sub>SS</sub>	±1				±10 <sup>-6</sup>	±1	μA
Crosstalk Control Input to Signal Output	V <sub>DD</sub> - V <sub>SS</sub> = 10 V <sub>C</sub> = 10 (sq. wave) R <sub>L</sub> = 10kΩ t <sub>r</sub> = t <sub>f</sub> = 20 ns C <sub>L</sub> = 15pF	-	-	-	-	50	-	mV
Propagation Delay, t <sub>pdC</sub>	R <sub>L</sub> = 300kΩ V <sub>is</sub> ≤ 10 C <sub>L</sub> = 15pF	-	-	-	-	35	-	ns
Maximum Allowable Control Input Repetition Rate	V <sub>DD</sub> = 10, V <sub>SS</sub> = GND R <sub>L</sub> = 1kΩ, C <sub>L</sub> = 15pF V <sub>C</sub> = 10 (sq. wave) t <sub>r</sub> , t <sub>f</sub> = 20 ns	-	-	-	-	10	-	MHz
Avg. Input Capacitance, C <sub>i</sub>	-	-	-	-	-	5	-	pF

\* Limit determined by minimum feasible leakage measurement for automatic testing.

△ Symmetrical about 0 volts. \* For all test conditions.




Fig. 7 - OFF switch input or output leakage.




Fig. 5 - Power dissipation per package vs. switching frequency.




Fig. 10 - Maximum allowable control input repetition rate.



Fig. 8 - Propagation delay time signal input (V<sub>is</sub>) to signal output (V<sub>os</sub>).

Fig. 9 - Crosstalk-control input to signal output.



Fig. 11 - Propagation delay t<sub>PLH</sub>, t<sub>PHL</sub> control signal output.

Fig. 12 - Input leakage current test circuit.




Fig. 3 - Channel ON resistance measurement circuit.




Fig. 4 - Typical ON characteristics for 1 of 4 channels.




Fig. 5 - Power dissipation per package vs. switching frequency.








T-90-20

## Dimensional Outlines (Cont'd)

## Ceramic Flat Packs

## (K) SUFFIX (JEDEC MO-004-AF)

14-Lead



SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.008	0.100		0.21	2.54
B	0.015	0.019	1	0.381	0.482
C	0.003	0.006		0.077	0.152
e	0.050 TP		2	1.27 TP	
E	0.200	0.300		5.1	7.6
H	0.600	1.000		15.3	25.4
L	0.150	0.350		3.9	8.8
N	14		3		14
Q	0.005	0.050		0.13	1.27
S	0.000	0.050		0.00	1.27
Z	0.300		4	7.62	
Z <sub>1</sub>	0.400		4	10.16	

92SS-4300R3

## NOTES:

- Refer to JEDEC Publication No. 95 for Rules for Dimensioning Peripheral Lead Outlines.
- Leads within 0.005" (0.12 mm) radius of True Position (TP) at maximum material condition.
- N is the maximum quantity of lead positions.
- Z and Z<sub>1</sub> determine a zone within which all body and lead irregularities lie.

## (K) SUFFIX (JEDEC MO-004-AG)

16-Lead

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.008	0.100		0.21	2.54
B	0.015	0.019	1	0.381	0.482
C	0.003	0.006		0.077	0.152
e	0.050 TP		2	1.27 TP	
E	0.200	0.300		5.1	7.6
H	0.600	1.000		15.3	25.4
L	0.150	0.350		3.9	8.8
N	16		3	16	
Q	0.005	0.050		0.13	1.27
S	0.000	0.025		0.00	0.63
Z	0.300		4	7.62	
Z <sub>1</sub>	0.400		4	10.16	

92CS-1727IR3

## (K) SUFFIX

24-Lead

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.075	0.120		1.91	3.04
B	0.018	0.022	1	0.458	0.558
C	0.004	0.007	1	0.102	0.177
e	0.050 TP		2	1.27 TP	
E	0.600	0.700		15.24	17.78
H	1.150	1.350		29.21	34.29
L	0.225	0.325		5.72	8.25
N	24		3	24	
Q	0.035	0.070		0.89	1.77
S	0.060	0.110	1	1.53	2.79
Z	0.700		4	17.78	
Z <sub>1</sub>	0.750		4	19.05	

92CS-1994R2

## (K) SUFFIX

28-Lead

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.075	0.120		1.91	3.04
B	0.018	0.022	1	0.458	0.558
C	0.004	0.007	1	0.102	0.177
e	0.050 TP		2	1.27 TP	
E	0.600	0.700		15.24	17.78
H	1.150	1.350		29.21	34.29
L	0.225	0.325		5.72	8.25
N	28		3	28	
Q	0.035	0.070		0.89	1.77
S	0	0.060	1	0	1.53
Z	0.700		4	17.78	
Z <sub>1</sub>	0.750		4	19.05	

92CS-20972