2 x 512K x 36 Synchronous Pipeline Burst NBL SRAM

FEATURES

- Fast clock speed: 166, 150, 133, and 100MHz
- Fast access times: 3.5ns, 3.8ns, 4.0ns, and 5.0ns
- Fast OE access times: 3.5ns, 3.8ns, 4.0ns, and 5.0ns
- Single $+2.5V \pm 5\%$ power supply (VDD)
- Snooze Mode for reduced-standby power
- Individual Byte Write control
- Clock-controlled and registered addresses, data I/Os and control signals
- Burst control (interleaved or linear burst)
- Packaging:
 - 119-bump BGA package
- Low capacitive bus loading

DESCRIPTION

The WEDC SyncBurst - SRAM family employs high-speed, low-power CMOS designs that are fabricated using an advanced CMOS process. WEDC's 32Mb SyncBurst SRAMs integrate two 512K x 36 SRAMs into a single BGA package to provide 2 x 512K x 36 configuration. All synchronous inputs pass through registers controlled by a positive-edgetriggered single-clock input (CLK). The NBL or No Bus Latency Memory utilizes all the bandwidth in any combination of operating cycles. Address, data inputs, and all control signals except output enable and linear burst order are synchronized to input clock. Burst order control must be tied "High or Low." Asynchronous inputs include the sleep mode enable (ZZ). Output Enable controls the outputs at any given time. Write cycles are internally self-timed and initiated by the rising edge of the clock input. This feature eliminates complex off-chip write pulse generation and provides increased timing flexibility for incoming signals.

FIG. 1 PIN CONFIGURATION (TOP VIEW) **BLOCK DIAGRAM** 1 2 3 4 5 6 7 CLK А Vdd SA SA SA SA SA Vdd CKE ADV В SA CEA SA SA CEB DNC SA С NC SA SA Vdd SA SA DNC ADV ŌĒ D DQc DQPc Vss DNC Vss DQPb DQB WF 512K x 36 BWa Ε DQc DQc Vss DNC Vss DQB DQB BWb SSRAM OF BWc F Vdd DQc Vss Vss DQB Vdd BWd BWc DNC BWB G DQc DQc DQB DQB LBO ZZ WF н DQc DQc Vss Vss DQB DQB CEa DQa - DQd J Vdd Vdd DNC VDD DNC Vdd VDD DQPa - DQPd κ DQD DQD Vss CLK Vss DQA DQA BWD BWA L DQD DQD NC DQA DQA CKE м Vdd DQD Vss Vss DQA VDD 512K x 36 N DQD DQD Vss SA₁ Vss DQA DQA SSRAM D DQD DQPD Vss SA₀ Vss DQPA DQA R DNC SA **LBO** VDD NC SA NC т DNC NC SA SA SA NC ΖZ CEh U VDD NC NC NC NC NC VDD Note

DNC = Do Not Connect. Connections to these pins may cause the device to not function properly.





FUNCTION DESCRIPTION

The WED2ZL263512S is an NBL SSRAM designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from Read to Write, or vice versa. All inputs (with the exception of \overrightarrow{OE} , \overrightarrow{LBO} and ZZ) are synchronized to rising clock edges.

All read, write and deselect cycles are initiated by the ADV input. Subsequent burst addresses can be internally generated by the burst advance pin (ADV). ADV should be driven to Low once the device has been deselected in order to load a new address for next operation.

Clock Enable (\overline{CKE}) pin allows the operation of the chip to be suspended as long as necessary. When \overline{CKE} is high, all synchronous inputs are ignored and the internal device registers will hold their previous values. NBL SSRAM latches external address and initiates a cycle when \overline{CKE} and ADV are driven low at the rising edge of the clock.

Output Enable (\overline{OE}) can be used to disable the output at any given time. Read operation is initiated when at the rising edge of the clock, the address presented to the address inputs are latched in the address register, \overline{CKE} is driven low, the write enable input signals \overline{WE} are driven high, and \overline{ADV} driven low. The internal array is read between the first rising edge and the second rising edge of the clock and the data is latched in the output register. At the second clock edge the data is driven out of the SRAM. During read operation \overline{OE} must be driven low for the device to drive out the requested data.

Write operation occurs when $\overline{\text{WE}}$ is driven low at the rising edge of the clock. BW[D:A] can be used for byte write operation. The pipe-lined NBL SSRAM uses a late-late write cycle to utilize 100% of the bandwidth. At the first rising edge of the clock, $\overline{\text{WE}}$ and address are registered, and the data associated with that address is required two cycle later.

Subsequent addresses are generated by ADV High for the burst access as shown below. The starting point of the burst seguence is provided by the external address. The burst address counter wraps around to its initial state upon completion. The burst sequence is determined by the state of the \overline{LBO} pin. When this pin is low, linear burst sequence is selected. And when this pin is high, Interleaved burst sequence is selected.

During normal operation, ZZ must be driven low. When ZZ is driven high, the SRAM will enter a Power Sleep Mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM operates after 2 cycles of wake up time.

BURST SEQUENCE TABLE

		(Interleaved Burst, LBO = High)							
		Cas	se 1	Ca	se 2	Cas	se 3	Case 4	
LBO Pin	High	A1	A0	A1	A0	A1	A0	A1	A0
First Address		0	0	0	1	1	0	1	1
		0	1	0	0	1	1	1	0
	/	1	0	1	1	0	0	0	1
Fourth Address		1	1	1	0	0	1	0	0

(Linear	Burst,	LBO	=	Low)

	Case 1		Ca	se 2	Ca	se 3	Case 4				
High	A1	A0	A1	A0	A1	A0	A1	A0			
First Address		0	0	1	1	0	1	1			
	0	1	1	0	1	1	0	0			
/	1	0	1	1	0	0	0	1			
dress	1	1	0	0	0	1	1	0			
	-	High A1 dress 0 0 1	High A1 A0 dress 0 0 0 1 0	High A1 A0 A1 dress 0 0 0 0 1 1 1 1 0 1 1	Case 1 Case 2 High A1 A0 A1 A0 dress 0 0 0 1 0 1 1 0 1 1 1 0 1 1 1 1	Case 1 Case 2 Case 3 High A1 A0 A1 A0 A1 dress 0 0 0 1 1 0 1 1 0 1 1 1 0 1 1 0 1	Case 1 Case 2 Case 3 High A1 A0 A1 A0 A1 A0 dress 0 0 0 1 1 0 1 0 1 1 0 1 1 0 1 0 1 1 0 1 1 0	Case 1 Case 2 Case 3 Case 3 High A1 A0 A1 A0 A1 A0 A1 A0 A1 dress 0 0 0 1 1 0 1 0 1 1 0 1 1 0 0 1 0 1 1 0 0 0 0 0			

NOTE 1: LBO pin must be tied to High or Low, and Floating State must not be allowed.

WHITE ELECTRONIC DESIGNS

CEx	ADV	WE	BWx	OE	CKE	CLK	Address Accessed	Operation
Н	L	Х	X	Х	L	↑	N/A	Deselect
Х	Н	Х	X	Х	L	↑	N/A	Continue Deselect
L	L	Н	X	L	L	↑	External Address	Begin Burst Read Cycle
Х	Н	Х	X	L	L	↑	Next Address	Continue Burst Read Cycle
L	L	Н	X	Н	L	↑	External Address	NOP/Dummy Read
Х	Н	Х	X	Н	L	↑	Next Address	Dummy Read
L	L	L	L	Х	L	↑	External Address	Begin Burst Write Cycle
Х	Н	Х	L	Х	L	↑	Next Address	Continue Burst Write Cycle
L	L	L	Н	Х	L	↑	N/A	NOP/Write Abort
Х	Н	Х	Н	Х	L	↑	Next Address	Write Abort
X	Х	Х	Х	Х	Н	↑	Current Address	Ignore Clock

TRUTH TABLES

Synchronous Truth Table

NOTES:

1. X means "Don't Care."

2. The rising edge of clock is symbolized by (\uparrow)

3. A continue deselect cycle can only be entered if a deselect cycle is executed first.

4. WRITE = L means Write operation in WRITE TRUTH TABLE. WRITE = H means Read operation in WRITE TRUTH TABLE.

5. Operation finally depends on status of asynchronous input pins (ZZ and \overline{OE}).

6. CEx refers to both CEA and CEB with the exception that only one CEA or CEB can be active low at any time. Deselect requires both CEA and CEB to be high.

WRITE TRUTH TABLE

WE	BWA	BWB	BWc	BWD	Operation
Н	Х	Х	Х	Х	Read
L	L	Н	Н	Н	Write Byte A
L	Н	L	Н	Н	Write Byte B
L	Н	Н	L	Н	Write Byte c
L	Н	Н	Н	L	Write Byte D
L	L	L	L	L	Write All Bytes
L	Н	Н	Н	Н	Write Abort/NOP

NOTES:

1. X means "Don't Care."

2. All inputs in this table must meet setup and hold time around the rising edge of CLK (\uparrow).

• White Electronic Designs

ABSOLUTE MAXIMUM RATINGS*

Voltage on VDD Supply Relative to Vss	-0.3V to +3.6V
VIN (DQx)	-0.3V to +3.6V
VIN (Inputs)	-0.3V to +3.6V
Storage Temperature (BGA)	-55°C to +125°C
Short Circuit Output Current	100mA

*Stress greater than those listed under "Absolute Maximum Ratings: may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS (0°C - TA - 70°C)

Description	Symbol	Conditions	Min	Max	Units	Notes
Input High (Logic 1) Voltage	Vih		1.7	VDD +0.3	V	1
Input Low (Logic 0) Voltage	Vil		-0.3	0.7	V	1
Input Leakage Current	lu	$0V \le V_{IN} \le V_{DD}$	-5	5	μΑ	2
Output Leakage Current	llo	Output(s) Disabled, 0V ≤ VIN ≤ VDD	-5	5	μΑ	
Output High Voltage	Voh	юн = -1.0mA	2.0	_	V	1
Output Low Voltage	Vol	$I_{OL} = 1.0 \text{mA}$	—	0.4	V	1
Supply Voltage	Vdd		2.375	2.625	V	1

NOTES:

1. All voltages referenced to Vss (GND)

2. ZZ pin has an internal pull-up, and input leakage = $\pm 10\mu$ A.

DC CHARACTERISTICS

			_	166	150	133	100		
Description	Symbol	Conditions	Тур	MHz	MHz	MHz	MHz	Units	Notes
Power Supply	ldd	Device Selected; All Inputs \leq VIL or \geq VIH; Cycle		390	360	330	290	mA	1, 2
Current: Operating		Time = tcyc MIN; VDD = MAX; Output Open							
Power Supply	SB2	Device Deselected; $V_{DD} = MAX$; All Inputs $\leq V_{SS} + 0.2$	30	60	60	60	60	mΑ	2
Current: Standby		or VDD - 0.2; All Inputs Static; CLK Frequency = 0;							
,		ZZ ≤ VIL							
Power Supply	ISB3	Device Selected; All Inputs $\leq V_{IL}$ or $\geq V_{H}$; Cycle	20	40	40	40	40	mA	2
Current: Current		Time = tcyc MIN; VDD = MAX; Output Open;							
		$ZZ \ge VDD - 0.2V$							
Clock Running	SB4	Device Deselected; $V_{DD} = MAX$; All Inputs		140	120	100	80	mA	2
Standby Current		\leq VSS + 0.2 or VDD - 0.2; Cycle Time = tcyc							
		MIN; ZZ ≤ V⊫							

NOTES:

1. Iso is specified with no output current and increases with faster cycle times. Iso increases with faster cycle times and greater output loading.

2. Typical values are measured at 2.5V, 25°C, and 10ns cycle time.

BGA CAPACITANCE

Description	Symbol	Conditions	Тур	Max	Units	Notes
Control Input Capacitance	Ci	$T_A = 25^{\circ}C; f = 1MHz$	3	4	pF	1
Input/Output Capacitance (DQ)	Co	$T_A = 25^{\circ}C; f = 1MHz$	4	5	pF	1
Address Capacitance	CA	$T_A = 25^{\circ}C; f = 1MHz$	3	5	pF	1
Clock Capacitance	Сск	$T_A = 25^{\circ}C; f = 1MHz$	2.5	4	pF	1

NOTES:

1. This parameter is sampled.

WHITE ELECTRONIC DESIGNS

			ARACIER	131103						
	Symbol	<u>166</u>	MHz	<u>150</u>	MHz	133	MHz	100	MHz	
Parameter		Min	Max	Min	Max	Min	Max	Min	Max	Units
Clock Time	tcyc	6.0		6.7		7.5		10.0		ns
Clock Access Time	tcd		3.5		3.8		4.2		5.0	ns
Output enable to Data Valid	toe		3.5		3.8		4.2		5.0	ns
Clock High to Output Low-Z	tızc	1.5		1.5		1.5		1.5		ns
Output Hold from Clock High	toн	1.5		1.5		1.5		1.5		ns
Output Enable Low to output Low-Z	tlzoe	0.0		0.0		0.0		0.0		ns
Output Enable High to Output High-Z	thzoe		3.0		3.0		3.5		3.5	ns
Clock High to Output High-Z	tнzc		3.0		3.0		3.5		3.5	ns
Clock High Pulse Width	tсн	2.2		2.5		3.0		3.0		ns
Clock Low Pulse Width	tcı	2.2		2.5		3.0		3.0		ns
Address Setup to Clock High	tas	1.5		1.5		1.5		1.5		ns
CKE Setup to Clock High	tces	1.5		1.5		1.5		1.5		ns
Data Setup to Clock High	tos	1.5		1.5		1.5		1.5		ns
Write Setup to Clock High	tws	1.5		1.5		1.5		1.5		ns
Address Advance to Clock High	tadvs	1.5		1.5		1.5		1.5		ns
Chip Select Setup to Clock High	tcss	1.5		1.5		1.5		1.5		ns
Address Hold to Clock high	tан	0.5		0.5		0.5		0.5		ns
CKE Hold to Clock High	tсен	0.5		0.5		0.5		0.5		ns
Data Hold to Clock High	tdн	0.5		0.5		0.5		0.5		ns
Write Hold to Clock High	twн	0.5		0.5		0.5		0.5		ns
Address Advance to Clock High	tadvh	0.5		0.5		0.5		0.5		ns
Chip Select Hold to Clock High	tcsн	0.5		0.5		0.5		0.5		ns

AC CHARACTERISTICS

NOTES:

1. All Address inputs must meet the specified setup and hold times for all rising clock (CLK) edges when ADV is sampled low and CEx is sampled low. All other synchronous inputs must meet the specified setup and hold times whenever this device is chip selected.

2. Chip enable must be valid at each rising edge of CLK (when ADV is Low) to remain enabled.


3. A write cycle is defined by WE low having been registered into the device at ADV Low. A Read cycle is defined by WE High with ADV Low. Both cases must meet setup and hold times.

AC TEST CONDITIONS


$(T_A = 0 \text{ TO } 70^{\circ}\text{C}, \text{Vdd} = 2.5\text{V} \pm 5\%, \text{Unless Otherwise Specified})$

Parameter	Value
Input Pulse Level	0 to 2.5V
Input Rise and Fall Time (Measured at 20% to 80%)	1.0V/ns
Input and Output Timing Reference Levels	1.25V
Output Load	See Output Load (A)

OUTPUT LOAD (A)



OUTPUT LOAD (B) (FOR LLZC, LLZOE, LHZOE, AND LHZC)



*Including Scope and Jig Capacitance




SNOOZE MODE

SNOOZE MODE is a low-current, "power-down" mode in which the device is deselected and current is reduced to IsB₂Z. The duration of SNOOZE MODE is dictated by the length of time Z is in a HIGH state. After the device enters SNOOZE MODE, all inputs except ZZ become gated inputs and are ignored. ZZ is an asynchronous, active HIGH input that causes the device to enter SNOOZE MODE.


When ZZ becomes a logic HIGH, ISB₂Z is guaranteed after the setup time tZZ is met. Any READ or WRITE operation pending when the device enters SNOOZE MODE is not guaranteed to complete successfully. Therefore, SNOOZE MODE must not be initiated until valid pending operations are completed.

SNOOZE MODE

Description	Conditions	Symbol	Min	Max	Units	Notes
Current during SNOOZE MODE	$ZZ \ge VIH$	Isb ₂ z		10	mA	
ZZ active to input ignored		tzz		2(tкс)	ns	1
ZZ inactive to input sampled		trzz	2(t кс)		ns	1
ZZ active to snooze current		tzzı		2(t кс)	ns	1
ZZ inactive to exit snooze current		trzzi			ns	1



WHITE ELECTRONIC DESIGNS




White Electronic Designs Corporation • (508) 366-5151 • www.whiteedc.com

WED2ZL236512S


7






8

WHITE ELECTRONIC DESIGNS




9

WHITE ELECTRONIC DESIGNS




White Electronic Designs



WED2ZL236512S





ORDERING INFORMATION

Commercial Temp Range (0°C to 70°C)

Part Number	Configuration	tCD (ns)	Clock (MHz)
WED2ZL236512S35BC	2 x 512K x 36	3.5	166
WED2ZL236512S38BC	2 x 512K x 36	3.8	150
WED2ZL236512S42BC	2 x 512K x 36	4.2	133
WED2ZL236512S50BC	2 x 512K x 36	5.0	100