	REVISIONS																									
LTR							ı	DESC	RIPT	ION									DAT	E (YR	MO-E	DA)	A	PPRC	WED	
А	1.3, mini inpu maxi Tabl	mum t lo mim	nil v wc nil	it. olt it	1. age corr	4, R mini ecte	ecor mum	nmen lim Edi	ded it. tori	ope Ta al	rati ble char	ing I, iges	cond tpWH thr	liti  , d  oug	ons evid hout	, ch	nange 02,	ed	1990	) OC	Т 3:	L	W	ck	na	2
REV																										
SHEET	ī																									
REV																										
SHEET																		L								
REV ST		L	RE	V		Α	Α	Α								Α	Α		Α			Α	Α	Α	Α	L
OF SH	EETS		SH	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	
STAI	STANDARDIZED MILITARY DRAWING					CHECKED BY  Ray Momin  APPROVED BY							ROCI	RCU	DA ITS,	DIG	N, OH	110 4	<b>544</b> 4 CMOS	, 4-	BIT		CE			
FOR USE	THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE				rs	DRAWING APPROVAL-DATE 26 MAY 1988 REVISION LEVEL				SIZE CAGE CODE 67268 5962-8			-81	35.	35											
AMSC	N/A									A						HE	ET		1		-					

# U.S. GOVERNMENT PRINTING OFFICE: 1987 -- 748-129/60911

5962-E1746

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

1. SCOPE					
1.1 <u>Scope</u> . This drawing with 1.2.1 of MIL-STD-883, 'non-J AN devices".	describes device 'Provisions for th	requirement ne use of MI	s for class B m L-STD-883 in co	nicrocircui Onjunction	ts in accordance with compliant
1.2 Part number. The com	nplete part number	r shall be a	s shown in the	following	example:
5962-88535   	Device typ		Case outline (1.2.2)		X       d finish per IL-M-38510
1.2.1 Device types. The	device types shal	ll identify	the circuit fu	nction as f	ollows:
Device type Gene	ric number	<u>c</u>	ircuit function	<u>)</u>	Cycle time
01 7C90 02 7C90	1-32, 39CO1C 1-27, 39CO1D	4-bit 4-bit	microprocessor microprocessor	slice slice	32 ns 27 ns
1.2.2 <u>Case outlines</u> . The as follows:	case outlines sh	nall be as d	esignated in ap	pendix C o	f MIL-M-38510, and
Outline letter		<u>c</u>	se outline		
Q X Y	D-5 (40-lead, 2. C-5 (44-terminal See figure 1 (42	096" x .620 , .662" X . -lead, 1.07	" x .225"), dua 562" X .120"), D" X .650" X .1	l in-line p square chip .00"), flat	package o carrier package package
1.3 Absolute maximum rati	ngs. 1/				
Supply voltage range DC voltage applied to DC input voltage DC output current - Maximum power dissipa Lead temperature (sol Thermal resistance, j Cases Q and X Case Y Junction temperature Storage temperature	outputs in high tion 2/ dering, 10 second unction-to-case (	Z state	0.5 V 	L-M-38510,	OV dc
1.4 Recommended operating	conditions.				
Supply voltage ( $V_{CC}$ ) Input high voltage ( $V_{I}$ ) Input low voltage ( $V_{I}$ ) Case operating temper	IH)		+4.5 V 2.0 V 0.5 V 55°C	dc to +5.5 dc to 6.0 V dc to +0.8 to +125°C	5 V dc / dc 8 V dc
1/ Stresses greater than stress rating only and above those indicated Exposure to absolute m 2/ Must withstand the add	functional opera on the operationa aximum rating con	tion of the 1 sections o ditions for	device at thes of this specifi extended perio	e or any ot cation is r ds may affe	ther conditions not implied.
STANDARDIZE		SIZE			
MILITARY DRAW DEFENSE ELECTRONICS SUPI DAYTON, OHIO 4544	PLY CENTER	Α	REVISION LEVE	-	5962-88535 SHEET
					2

± U. S. GOVERNMENT PRINTING OFFICE: 1988--550-547

## 2. APPLICABLE DOCUMENTS

2.1 Government specification, standard, and bulletin. Unless otherwise specified, the following specification, standard, and bulletin of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-N-38510 - Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

BULLETIN

MILITARY

MIL-BUL-103 - List of Standardized Military Drawings (SMD's).

(Copies of the specification, standard, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

- 2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.
  - REQUIREMENTS
- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
  - 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 2.
  - 3.2.2 Functional block diagram. The functional block diagram shall be as specified on figure 3.
  - 3.2.3 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.2 herein.
- 3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.
- 3.5 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in MIL-BUL-103 (see 6.7 herein).

STANDARDIZED MILITARY DRAWING	SIZE A		5962 -88535
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET

DESC FORM 193A SEP 87

± U. S. GOVERNMENT PRINTING OFFICE: 1988—550-547

TABLE I. Electrical performance characteristics. Test Symbol Conditions Group A Device Limits Unit  $-55^{\circ}\text{C} < T_{\text{C}} < +125^{\circ}\text{C}$   $4.5 \text{ V} < \text{V}_{\text{CC}} < 5.5 \text{ V}$ unless otherwise specified |subgroups|types Min | Max Output high voltage IV OH  $V_{CC} = 4.5 \text{ V}, I_{OH} = -3.4 \text{ mA}$ 1,2,3 A11 2.4 ٧ Output low voltage IV OL  $V_{CC} = 4.5 \text{ V}, I_{OL} = 16.0 \text{ mA}$ 1,2,3 A11 ٧ 0.41 Input high voltage 14 1H 1,2,3 A11 2.01 ٧ VIL Input low voltage 1,2,3 A11 0.8 V<sub>CC</sub> = 5.5 V GND< V<sub>IN</sub> <V<sub>CC</sub> Input leakage current IIX 1,2,3 A11 -10 1+10 μА V<sub>CC</sub> = 5.5 V |GND < V<sub>OUT</sub> < V<sub>CC</sub> Output leakage current |IOZ 1,2,3 A11 -40 1+40 μΑ Output short circuit  $V_{CC} = 5.5 \text{ V}, V_{OUT} = GND$ IOS 1,2,3 A11 1-85 mΑ current 1/ | V<sub>CC</sub> = 5.5 V, f<sub>CP</sub> = 10 MHz | V<sub>IL</sub> = 0.8 V, V<sub>IH</sub> = 2.0 V | CP = 50% duty cycle Operating supply I<sub>CC1</sub> 1,2,3 A11 90 mΑ current Dynamic supply current |I<sub>CC2</sub>  $|V_{CC}| = 5.5 \text{ V}, f_{CP} = 10 \text{ MHz}$  |CP| = 50% duty cycle  $|V_{IL}| = 0.4 \text{ V}, V_{IH} = 4.3 \text{ V}$ 1,2,3 A11 31 mΑ Input capacitance CIN See 4.3.1c  $V_{CC} = 5.0 V 2/$ A11 12 рF Output capacitance COUT A11 15 рF

See footnotes at end of table.

**STANDARDIZED** SIZE Α **MILITARY DRAWING** 5962-88535 **DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL** SHEET DAYTON, OHIO 45444

DESC FORM 193A SEP 87

TAE	BLE I. E	lectrical	perfor	mance cha	racteris	tics - (	Continued.	<del>, 1</del>		
Test	Symbol	1 4.5 W	$C \leq T_C$	tions < +125°C < 5.5 V ise spec		Device  types 	  Group A  subgroups   	Lim	its     Max	Unit     
Functional tests		See 4.3.1	ld			A11	7,8		   	[   
A setup time to positive edge 4/ of clock	t <sub>S1</sub>	  See figur   	e 4.	<u>3</u> /		01	9,10,11	32		ns
A setup time to negative edge <u>4/</u> of clock	  t <sub>S2</sub> 	T     				01 02 02	9,10,11	15		l ns
B (source) setup time to positive edge 4/ of clock	t <sub>S3</sub>	T     				01 02	9,10,11	32		ns
B (source) setup time to negative edge <u>4/</u> of clock	t <sub>S4</sub>	 			-	01 02	9,10,11			ns
B (destination) setup time to negative edge of clock	t <sub>S5</sub>				- -	01	9,10,11	15		ns
Data setup time to positive edge of clock	t <sub>S6</sub>				1	01	9,10,11	25		ns
C <sub>n</sub> setup time to positive edge of clock	  t <sub>S7</sub>	_			]   	01	9,10,11	20		ns
I <sub>0,1,2</sub> setup time to positive edge of clock	  t <sub>S8</sub>	_			]     	01	9,10,11	30		ns
<pre>13,4,5 setup time   to positive edge of   clock</pre>	t <sub>S</sub> g				T     	01 02	9,10,11	30	1	ns
I <sub>6,7,8</sub> setup time to negative edge of clock	t <sub>S10</sub>				T ! T !	01	9,10,11	10		ns
RAMO,3,Qo,3 setup time to positive edge of clock	t <sub>S11</sub>				T     	01	9,10,11			ns
See footnotes at end of	table.				<u>`</u>	·				
STANDARD MILITARY DR		à	sızı A				5	962-885	35	
DEFENSE ELECTRONICS DAYTON, OHIO	SUPPLY C				REVISION	LEVEL		SHEET	5	

せ U. S. GOVERNMENT PRINTING OFFICE: 1988--550-547

TABLE I. Electrical performance characteristics - Continued. Test Symbol Conditions Device | Group A Limits Unit  $\begin{array}{c} \text{Conditions} \\ -55\,^{\circ}\text{C} < \text{T}_{\text{C}} < +125\,^{\circ}\text{C} \\ 4.5\,\,\text{V} < \text{V}_{\text{CC}} < 5.5\,\,\text{V} \\ \text{unless otherwise specified} \end{array}$ types |subgroups] Min Max A hold time from t<sub>H1</sub> |See figure 4. 01 9,10,11 2 ns positive edge 5/ of clock 02 A hold time from 01 9,10,11 2 t<sub>H2</sub> ns negative edge 5/ of clock 02 2 B (source) hold time from positive 5, t<sub>H3</sub> 01 9,10,11 2 ns edge of clock 02 2 B (source) hold time 9,10,11 t<sub>H4</sub> 01 2 ns from negative edge of clock 02 B (destination) hold t<sub>H5</sub> 01 9,10,11 2 ns time from positive edge of clock 02 2 Data hold time from 01 9,10,11 !tH6 0 ns positive edge of clock 0 Cn hold time from 01 9,10,11 0 tH7 ns positive edge of clock 02 0 I<sub>0,1,2</sub> hold time from positive edge 01 9,10,11 0 t<sub>H8</sub> ns of clock 02 0 I<sub>3,4,5</sub> hold time from positive edge 01 9,10,11 0 t<sub>H</sub>g ns of clock 02 0 <sup>1</sup>6,7,8 hold time from positive edge tH10 01 9,10,11 0 ns of clock 02 0 RAM<sub>0,3</sub>,Q<sub>0,3</sub> hold time from positive 01 9,10,11 0 tH11 ns edge of clock 02 0 See footnotes at end of table. **STANDARDIZED** SIZE Α 5962-88535 **MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL** SHEET DAYTON, OHIO 45444 6

DESC FORM 193A SEP 87

☆ U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547

Test	Symbol	Conditions  -55°C < T <sub>C</sub> < +125°C  4.5 V < V <sub>CC</sub> < 5.5 V	  Device  types	  Group A    subgroups  	Lim <sup>.</sup> Min	its     Max	   Unit
	<u> </u>	4.5 V < V <sub>CC</sub> < 5.5 V unless otherwise specified	<u> </u>			I	
Delay from A to Y	tp1	See figure 4. $\frac{3}{}$	01	9,10,11		48	ns
	1	l T	02	<u> </u>	·	33	j 
Delay from A to F3	ltp2		01	9,10,11		48	ns I
	<del> </del>	<u> </u> 	1 02	 		33	ļ 
Delay from A to C <sub>n+4</sub>	t <sub>P3</sub>		01	9,10,11		48	ns
	<u> </u>	<u> </u> 	02	<u> </u>	-	33	<u> </u>
Delay from A to G and ア	tp4		01	9,10,11		44	ns
	-	<del> </del>	02			33	
Delay from A to F = 0	tp5		01	9,10,11		48	ns
D. 1		+	02		-	33	
Delay from A to OVR	t <sub>P6</sub>		01	9,10,11		48	ns
0.1	T.	I T	1 02			33	
Delay from A to RAM <sub>O</sub> , RAM <sub>3</sub>	t <sub>P7</sub>		01	9,10,11   		48	ns
Delay from B to Y		Ţ	02			33	
Deray From B to 1	tp8	 	01	9,10,11		48	ns
Delay from B to F <sub>3</sub>	†  tpg	Ţ	02	9,10,11		33     48	
beray from b to 13	   	;   	02	9,10,11		33	ns
Delay from B to C <sub>n+4</sub>	t <sub>P10</sub>	<u>†</u> †	02	9,10,11		48	ns
2014y 5 5 00 5 <sub>11</sub> +4	1	[ ]	01	3,10,11		33	115
Delay from B to	†  t <sub>P11</sub>	Ť I	1 01	9,10,11		44	ns
G and P			02	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		33	
Delay from B to F = 0	  t <sub>P12</sub>	† 	01	9,10,11		48	ns
-		 	02			33	
See footnotes at end of	table.		·				
STANDARD		SIZE					
MILITARY DRAWING		G A	5962-8			88535 <b>ET</b>	

 $\dot{\mathbf{z}}$  U. S. GOVERNMENT PRINTING OFFICE: 1988—550-547

TABLE I.  $\underline{\text{Electrical performance characteristics}}$  - Continued. Test |Symbol Conditions Device|Group A Limits Unit  $-55^{\circ}C \le T_{C} \le +125^{\circ}C$ 4.5 V  $\le$  V<sub>CC</sub>  $\le$  5.5 V unless otherwise specified Itypes |subgroups Min | Max Delay from B to OVR |See figure 4. 3/ tp13 01 9,10,11 48 ns 02 33 Delay from B to RAM<sub>O</sub>, RAM<sub>3</sub> 9,10,11 tp14 01 48 ns 02 33 Delay from data to Y t<sub>P15</sub> 01 9,10,11 37 ns 02 24 Delay from data to F3 tP16 01 9,10,11 37 ns 02 23 Delay from data to 1 9,10,11 |t<sub>P17</sub> 01 37 ns Cn+4 02 23 Delay from data to 01 9,10,11 tp18 34 ns G and P 02 21 Delay from data to F = 0 9,10,11 01 tp19 40 ns 02 25 Delay from data to OVR 9,10,11 37 İ tp20 01 ns 02 24 Delay from data to RAM<sub>O</sub>, RAM<sub>3</sub> tp21 01 9,10,11 37 ns 02 25 Delay from C<sub>n</sub> to Y 01 9,10,11 25 **t**P22 ns 02 18 Delay from C<sub>n</sub> to F<sub>3</sub> 01 9,10,11 25 tp23 ns 02 17 Delay from C<sub>n</sub> to 01 9,10,11 21 ns tp24 02 14 See footnotes at end of table. **STANDARDIZED** SIZE Α 5962-88535 **MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL** SHEET DAYTON, OHIO 45444 8

DESC FORM 193A SEP 87

± U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547

	· =				teristics - (	1			I
Test	Symbol	-55°C   4.5 V   unless c	Condition $< T_C < +1$ $< V_{CC} < 5$ otherwise	25°C	ltvnes	Group A  subgroups   	Lim Min	its     Max 	Unit       
Delay from C <sub>n</sub> to F = 0	t <sub>P26</sub>	  See figure			01	9,10,11		28	l ns
	<u> </u>	į			02			19	
Delay from C <sub>n</sub> to OVR	t <sub>P27</sub>				01	9,10,11		25	l ns I
		<u> </u> 			1 02			17	 
Delay from C <sub>n</sub> to RAM <sub>O</sub> , RAM <sub>3</sub>	tp28				01	9,10,11		28	l ns
		+			02 			19	<u> </u>
Delay from I <sub>0,1,2</sub>	tp29				01	9,10,11		40	l ns
	!	T T			02 	<u> </u>		28	<u> </u>
Delay from I <sub>0,1,2</sub> to F <sub>3</sub>	t <sub>P30</sub>				01	9,10,11		40	l ns
	<del>- </del>	<u> </u>			02			27	<u> </u>
Delay from I <sub>U</sub> ,1,2 to C <sub>n+4</sub>	t <sub>P31</sub>	1			01	9,10,11		40	ns
		<u> </u> 			02	i r		26	
Delay from I <sub>U</sub> ,1,2 to G and P	tp32	į 1			01	9,10,11		44	ns
	<del> </del>	<u> </u>			1 02			28	
Delay from I <sub>0,1,2</sub> to F = 0	tp33	 			01	9,10,11		44	ns
		ļ T			1 02			29	
Delay from I <sub>0,1,2</sub>	tp34	i !			01	9,10,11		40	ns
	<u> </u>	  -			02			27	
Delay from I <sub>0,1,2</sub> to RAM <sub>0</sub> , RAM <sub>3</sub>	t <sub>P35</sub>	!   			01	9,10,11		40	ns
		 Г			02			27	
elay from I <sub>3,4,5</sub>	t <sub>P36</sub>	İ			01	9,10,11		40	ns
	<u> </u>	  -			02			27	
Delay from I <sub>3,4,5</sub> to F <sub>3</sub>	t <sub>P37</sub>	   			01	9,10,11	[ 	40	ns
' 3		  - 			02			27	
elay from I <sub>3,4,5</sub> to C <sub>n+4</sub>	t <sub>P38</sub>	   			01	9,10,11	<u> </u>	40	ns
See footnotes at end o	f table.	<u> </u>			02	<u>i</u>	j	26	
STANDAR	DIZED		SIZE				··	<del></del>	·····
MILITARY D		G	Α			5962-88535			
DEFENSE ELECTRONI- DAYTON, OI	CS SUPPLY			R	EVISION LEVEL	Ī	SHEET	•	

TABLE I. Electrical performance characteristics - Continued. Test Symbo1 |Device|Group A Conditions Limits Unit  $-55^{\circ}\text{C} < T_{\text{C}} < +125^{\circ}\text{C}$   $4.5 \text{ V} < \text{V}_{\text{CC}} < 5.5 \text{ V}$ unless otherwise specified |types||subgroups| Min | Max Delay from I3,4,5 |See figure 4. 3/ tp39 01 9,10,11 40 ns 02 26 Delay from  $I_3,4,5$  to F=0tp40 01 9,10,11 40 ns 02 27 Delay from I3,4,5 to OVR tp41 01 9,10,11 40 ns 02 26 Delay from I3.4,5 to RAM<sub>O</sub>, RAM<sub>3</sub> tp42 01 9,10,11 40 ns 02 27 Delay from I<sub>6,7,8</sub> t<sub>P43</sub> 01 9,10,11 29 ns to Y 02 18 Delay from I<sub>6.7,8</sub> to RAM<sub>0</sub>, RAM<sub>3</sub> tp44 01 9,10,11 29 ns 02 21 Delay from  $I_6,7,8$  to  $Q_0$ ,  $Q_3$ tp45 01 9, 10, 11 29 ns 02 21 Delay from A (I = 2XX) to Y |tp46 01 9,10,11 40 | ns 02 26 Delay from CP to Y tp47 01 9,10,11 40 ns 02 27 Delay from CP to F3 9,10,11 tp48 01 40 ns 02 26 Delay from CP to C<sub>n+4</sub> ltp49 01 9,10,11 40 ns 02 26 Delay from CP to tp50 01 9,10,11 40 ns 02 25 İ See footnotes at end of table. **STANDARDIZED** SIZE A MILITARY DRAWING 5962-88535 **DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL** SHEET DAYTON, OHIO 45444 10

DESC FORM 193A SEP 87

 $\dot{\varpi}$  U. S. GOVERNMENT PRINTING OFFICE 1988-  $550 \cdot 547$ 

	DLE 1. E	lectrical performance characte	eristics - (	Continued.			
Test	Symbol	Conditions  -55°C < T <sub>C</sub> < +125°C  4.5 V < V <sub>CC</sub> < 5.5 V  unless otherwise specified	1	  Group A  subgroups	Lim       Min	its     Max	   Unit 
Delay from CP to F = 0	t <sub>P51</sub>		01	9,10,11		40	ns
	<u> </u>	Í T	02	] 		27	 
Delay from CP to OVR	tp52		01	9,10,11		40	ns
		[ 	02			26	
Delay from CP to ${\sf RAM}_0$ , ${\sf RAM}_3$	tp53		01	9,10,11		40	ns
	<del> </del>	I T	02		<u>i</u>	27	
Delay from CP to $Q_0$ , $Q_3$	tp54		01	9,10,11		33	ns
		-	02	j	i	20	
Delay from $\overline{OE}$ to Y $\underline{6}/\underline{7}/$	tp 55		01	9,10,11		25	ns
	<del>  </del>	-	02	<u> </u>		16	
Delay from OE to Y float <u>6/7</u> /	tP56		01	9,10,11		25	ns
	+ +		02			18	
Minimum clock low time	tpWL		01	9,10,11		17	ns
	<del>                                     </del>		02			15	_
dinimum clock high time	tpWH		01	9,10,11		15	ns
	<u>                                     </u>		02		<u>i</u>	13	
linimum clock period	tcp		01	9,10,11		32	ns
	<u> </u>		02	ĺ	i	27	

See footnotes on next page.

STANDARDIZED MILITARY DRAWING	SIZE <b>A</b>		5962-88535
DEFENSE FLECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 DESC. FORM 1934		REVISION LEVEL A	SHEET 11

UESU FORM 193A SEP 87

. U. S. GOVERNMENT PRINTING OFFICE 1989---749-033


- 1/ For test purposes, not more than 1 output should be shorted at one time. Duration of the short circuit should not exceed 1 second.
- The capacitance measurement shall be made between the indicated terminal and ground at a frequency of 1 MHz. The dc bias of the measuring instrument shall be less than ±0.1 V. The ac signal amplitude shall be less than 50 mV RMS.
- $\frac{3}{}$  AC parameters are tested using input rise and fall times of 3 ns and input pulse levels of GND to 3.0 V. Both input and output timing reference levels are 1.5 V.
- 4/ The setup time prior to the clock low to high transition is to allow time for data to be accessed, passed through the ALU, and returned to the RAM. It includes all the time from stable A and B addresses to the clock low to high transition, regardless of when the clock high to low transition occurs.
- 5/ Source addresses must be stable prior to the clock high to low transition to allow time to access the source data before the latches close. The A address may then be changed. The B address could be changed if it is not a destination; i.e. if data is not being written back into the RAM. Normally A and B are not changed during the clock low time.
- 6/ This parameter if not tested, shall be guaranteed to the limits specified in table I.
- $\frac{7}{1}$  Output disable tests performed with  $C_L = 5$  pF and measured to 0.5 V change of output voltage level.
- 3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.7 herein). The certificate of compliance submitted to DESC-ECC prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 Notification of change. Notification of change to DESC-ECC shall be required in accordance with MIL-STD-883 (see 3.5 herein).
- 3.9 <u>Verification and review</u>. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

 	<u> </u>					
STANDARDIZED	SIZE		}			
MILITARY DRAWING	Α				5962 -88535	
DEFENSE ELECTRONICS SUPPLY CENTER		RE	VISION LEVEL		SHEET	
 DAYTON, OHIO 45444		i	Α	j	1	12

HIS GOVERNMENT OF N. OFFICE HORE JUST TO

DESC FORM 193A

**SEP 87** 



常 U.S. GOVERNMENT PRINTING OFFICE 1987--549-096


Device types				01 and 02	2		
  Package 	Q	X	l Y	Package	Į Q	X	Y
  Pin number 		!		  Pin number	<u> </u>	<u> </u>	
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24	A3   A2   A1   A0   I A0   I B0   I RAM3   I RAM0   VCC = 0   I I D1   I I D2   I B1   B2   B3   B3   B1   B2   B1   B2   B3   B3   B3   B3   B3   B3   B3   B3	A3   A2   A1   A0   I	I 8	37 38 39 40 41 42 43		D1   D0   D1   D0   D1   D1   D1   D1	C
25	D <sub>0</sub>	D2	14	44	-	0E	j -

FIGURE 2. Terminal connections.

STANDARDIZED	SIZE <b>A</b>				-
MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION	LEVEL	5962-88535 SHEET	
2502 5000	L		A	14	

S. I. S. HOVEHSMENS FOR THE OFFICE 1989 (AVEIL)

DESC FORM 193A SEP 87



☆ U.S. GOVERNMENT PRINTING OFFICE: 1987—549-096

5 V 150Ω ALL OUTPUTS EXCEPT (F = 0) (F=0) NOTES: 1.  $C_L$  = 50 pF includes scope probe, wiring and stray capacitance. 2.  $C_L$  = 5 pF for output disable tests. FIGURE 4. AC loading test circuits (or equivalent). **STANDARDIZED** SIZE A 5962-88535 **MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER REVISION LEVEL** SHEET DAYTON, OHIO 45444 16 DESC FORM 193A SEP 87 ☆ U.S. GOVERNMENT PRINTING OFFICE: 1987—549-096

## 4. QUALITY ASSURANCE PROVISIONS

- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 <u>Screening.</u> Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
  - a. Burn-in test, method 1015 of MIL-STD-883.
    - (1) Test condition C or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
    - (2)  $T_A = +125^{\circ}C$ , minimum.
  - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.
- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
  - 4.3.1 Group A inspection.
    - a. Tests shall be as specified in table II herein.
    - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
    - c. Subgroup 4 ( $C_{IN}$  and  $C_{OUT}$  measurements) shall be measured only for the initial test and after process or design changes which may affect capacitance. A minimum sample size of 5 with zero rejects shall be required.
    - d. Subgroups 7 and 8 shall verify the instruction set. The instruction set forms a part of the of the vendor's test tape and shall be maintained and available from the approved sources of supply.
  - 4.3.2 Groups C and D inspections.
    - a. End-point electrical parameters shall be as specified in table II herein.
    - b. Steady-state life test conditions, method 1005 of MIL-STD-883.
      - (1) Test condition C or D using the circuit submitted with the certificate of compliance (see 3.6 herein).
      - (2)  $T_A = +125^{\circ}C$ , minimum.
      - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

STANDARDIZED MILITARY DRAWING	SIZE A		5962 -88535	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL A	SHEET 17	

DESC FORM 193A

SEP 87

☆ U. S. GOVERNMENT PRINTING OFFICE: 1988-550-547

MIL-STD-883 test requirements	Subgroups   (per method   5005, table I)
Interim electrical parameters (method 5004)	
  Final electrical test parameters (method 5004) 	1*, 2, 3, 7*, 8, 9
  Group A test requirements (method 5005) 	
  Groups C and D end-point electrical parameters   (method 5005)	1, 2, 3

<sup>\*</sup> PDA applies to subgroup 1 and 7.

- 5. PACKAGING
- 5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.
  - 6. NOTES
- 6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- 6.3 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (Short Form).
- 6.4 Record of users. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and the applicable SMD. DESC will maintain record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DESC-ECS, telephone (513) 296-6022.
- 6.5 Comments. Comments on this drawing should be directed to DESC-ECC, Dayton, Ohio 45444, or telephone (513) 296-8525.

STANDARDIZED MILITARY DRAWING	SIZE A		5962-88535	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVE	SHEET 10	

± U. S. GOVERNMENT PRINTING OFFICE, 1988-- 550-547

	Mnomania	Tuna				
	Mnemonic	Type		iption		
	A <sub>0</sub> - A <sub>3</sub>	I	These 4 address lines select one of the registers in the stack and output its contents on the (internal) A port.			
	RO - B3	I	These 4 address lines select one of the registers in the stack and output its contents on the (internal) B port. To can also be the destination address when data is written into the register file.			
	1 <sub>0</sub> - 1 <sub>8</sub>	I	These 9 instruction lines select the ALU data sources (I $_0$ , 1, 2), the operation to be performed (I $_3$ , 4, 5) and what data is to be written back into either the 0 register the register file (I $_6$ , 7, 8).			
	D <sub>0</sub> - D <sub>3</sub>	I	These are 4 data input lines that may be selected by the $I_0$ , 1, 2 lines as inputs to the ALU.			
	Y <sub>0</sub> - Y <sub>3</sub>	0	These are three-state data output lines that, when enabled, output either the output of the ALU or the data in the A latches, as determined by the code on the $I_{6}$ , $7$ , $8$ lines.			
	OE	I	Output enable. This is an active LOW input that controls the $Y_0$ - $Y_3$ outputs. When this signal is LOW the Y outputs are enabled and when it is HIGH they are in the high impedance state.			
	СР	I	Clock input.			
	Q <sub>3</sub> , RAM <sub>3</sub>	I/0	These 2 lines are bidirectional and are controlled by the I6, 7, 8 inputs. Electrically they are three-state output drivers connected to the TTL compatable CMOS inputs.			
	Q <sub>O</sub> , RAM <sub>O</sub>	1/0	These 2 lines are bidirectional and function in a manner similar to the $Q_3$ and RAM3 lines, except that they are the LSB of the $Q$ register and RAM.			
	Cn	I	The carry int	o the internal ALU.		
	C <sub>n+4</sub>	0	The carry out of the internal ALU.			
	G, P	0	The carry generate and propagate outputs of the ALU.			
	OV R	0	Overflow. This pin indicates that the result of the ALU operation has exceeded the capacity of the machine.			
	F = 0	0	Open drain output that goes HIGH if the data on the ALU outputs (F $_0$ , 1, 2, 3) are all LOW.			
	F <sub>3</sub>	0	The most significant bit of the ALU output.			
-	STANDA	RDIZED	SIZE			
	<b>MILITARY I</b>	DRAWING	Α		5962-88535	
n	EFENSE ELECTRO	NICS SUPPLY CENTER		REVISION LEVEL	SHEET	

6.7 Approved sources of supply. Approved sources of supply are listed in MIL-BUL-103. Additional sources will be added to MIL-BUL-103 as they become available. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-ECS. The approved sources of supply listed below are for information purposes only and are current only to the date of the last action of this document.

T Malakania dan a	7 70 75-7	
Military drawing	Vendor	Vendor
part number	CAGE	similar part
	number   	number $1/$
5962-88535010X	61772	IDT39C01CDB
3302-0033301QX	65786	
1	,	CY7C901-32DMB
ļ	66579	WS5901CDMB
	! !	
5962-8853501XX	61772	IDT39CO1CLB (
<u> </u>	65786	CY7C901-32LMB
	T	
5962-8853501 YX	65786	CY7C901-32FMB
F0C0 00E3E000A	(1770	107000000
5962-8853502QX	61772	IDT39CO1DDB
<u> </u>	65786	CY7C901-27DMB
	1	T
5962-8853502XX	61772	IDT39C01DLB
1	65786	CY7C901-27LMB
	T	<u> </u>
5962-8853502YX	Í 65786 Í	CY7C901-27FMB

1/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number	Vendor name and address		
61772	Integrated Device Technology Incorporated 1566 Moffett Boulevard Salinas, CA 93905 Point of contact: 3236 Scott Blvd. Santa Clara, CA 95054		
65786	Cypress Semiconductor Corporation 3901 N. First Street San Jose, CA 95134-1599		
66579	Waferscale Integration Incorporated 47280 Kato Road Fremont, CA 94538		

STANDARDIZED MILITARY DRAWING	Size <b>A</b>		5962-88535	***************************************
DEFENSE FLECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	SHEET 20	

DESC FORM 193A SEP 87

100 LENGTH LE ----

The GOVERNMENT ROLLING OFF, A SURE