**TDA8705** 

### **FEATURES**

- · 2 times 6-bit resolution
- · Sampling rate up to 40 MHz
- High signal-to-noise ratio over a large analog input frequency range (5.8 effective bits at 10 MHz full-scale input at f<sub>clk</sub> = 40 MHz
- TTL output
- · Two separated inputs (AC-coupling)
- · TTL compatible digital inputs
- · Low-level AC clock input signal allowed
- Internal reference voltage regulator (external reference regulation possible)
- Power dissipation only 250 mW (typical)
- Low analog input capacitance, no buffer amplifier required
- No sample-and-hold circuit required.

### **APPLICATIONS**

High-speed analog-to-digital conversion for:

- DBS (Digital Broadcast Satellite)
- QPSK (Quadrature Phase Shift Keying) demodulation
- · Video.

### **GENERAL DESCRIPTION**

The TDA8705 is a 6-bit high-speed dual analog-to-digital converter (ADC) for satellite video and other applications. It converts the two analog input signals into two 6-bit binary-coded digital words at a maximum sampling rate of 40 MHz. All digital inputs and outputs are TTL compatible, although a low-level sine wave clock input signal is allowed.

### **QUICK REFERENCE DATA**

| SYMBOL                | PARAMETER                       | CONDITIONS | MIN. | TYP.  | MAX. | UNIT |
|-----------------------|---------------------------------|------------|------|-------|------|------|
| V <sub>CCA</sub>      | analog supply voltage           |            | 4.75 | 5.0   | 5.25 | V    |
| V <sub>CCD</sub>      | digital supply voltage          |            | 4.75 | 5.0   | 5.25 | ٧    |
| Vcco                  | output stages supply voltage    |            | 4.75 | 5.0   | 5.25 | V    |
| ICCA                  | analog supply current           |            | 20   | 27    | 32   | mA   |
| I <sub>CCD</sub>      | digital supply current          |            | 10   | 14    | 18   | mA   |
| Icco                  | output stages supply current    |            | 10   | 14    | 18   | mA   |
| ILE                   | DC integral linear error        |            | _    | ±0.25 | ±0.5 | LSB  |
| DLE                   | DC differential linearity error |            | _    | ±0.25 | ±0.5 | LSB  |
| AILE                  | AC integral linearity error     | note 1     | -    | ±0.5  | ±1.0 | LSB  |
| f <sub>clk(max)</sub> | maximum clock frequency         |            | 40   | _     | _    | MHz  |
| P <sub>tot</sub>      | total power dissipation         |            |      | 250   | _    | mW   |

## Note


1. Full-scale sine wave ( $f_i = 10 \text{ MHz}$ ;  $f_{clk} = 40 \text{ MHz}$ ).

### **ORDERING INFORMATION**

| TYPE     |      | PACKAGE  |          |  |  |  |  |
|----------|------|--|----------|--|--|--|--|
| NUMBER   | NAME | DESCRIPTION VERSION  |          |  |  |  |  |
| TDA8705T | SO28 | plastic small outline package; 28 leads; body width 7.5 mm | SOT136-1 |  |  |  |  |

**TDA8705** 


## **BLOCK DIAGRAM**



TDA8705

## **PINNING**

| SYMBOL           | PIN | DESCRIPTION                                     |
|------------------|-----|---|
| CLK              | 1   | clock input                                     |
| V <sub>CCD</sub> | 2   | digital supply voltage (+5 V)                   |
| DGND             | 3   | digital ground                                  |
| V <sub>RBA</sub> | 4   | reference voltage BOTTOM for ADC A (decoupling) |
| V <sub>RTA</sub> | 5   | reference voltage TOP for ADC A (decoupling)    |
| VIA              | 6   | analog input voltage for ADC A                  |
| AGND             | 7   | analog ground                                   |
| V <sub>CCA</sub> | 8   | analog supply voltage (+5 V)                    |
| V <sub>RMA</sub> | 9   | reference voltage MIDDLE for ADC A (decoupling) |
| DEC              | 10  | decoupling input                                |
| V <sub>IB</sub>  | 11  | analog input voltage for ADC B                  |
| V <sub>RTB</sub> | 12  | reference voltage TOP for ADC B (decoupling)    |
| V <sub>RBB</sub> | 13  | reference voltage BOTTOM for ADC B (decoupling) |
| V <sub>RMB</sub> | 14  | reference voltage MIDDLE for ADC B (decoupling) |
| D0B              | 15  | data output; bit 0 (LSB), ADC B                 |
| D1B              | 16  | data output; bit 1, ADC B                       |
| D2B              | 17  | data output; bit 2, ADC B                       |
| D3B              | 18  | data output; bit 3, ADC B                       |
| D4B              | 19  | data output; bit 4, ADC B                       |
| D5B              | 20  | data output; bit 5 (MSB), ADC B                 |
| V <sub>cco</sub> | 21  | supply voltage for output stages (+5 V)         |
| OGND             | 22  | output ground                                   |
| D0A              | 23  | data output; bit 0 (LSB), ADC A                 |
| D1A              | 24  | data output; bit 1, ADC A                       |
| D2A              | 25  | data output; bit 2, ADC A                       |
| D3A              | 26  | data output; bit 3, ADC A                       |
| D4A              | 27  | data output; bit 4, ADC A                       |
| D5A              | 28  | data output; bit 5 (MSB), ADC A                 |



TDA8705

#### **LIMITING VALUES**

In accordance with the Absolute Maximum Rating System (IEC 134).

| SYMBOL                | PARAMETER  | CONDITIONS         | MIN. | MAX.             | UNIT |
|-----------------------|--|--------------------|------|------------------|------|
| V <sub>CCA</sub>      | analog supply voltage  | note 1             | -0.3 | +7.0             | V    |
| V <sub>CCD</sub>      | digital supply voltage   | note 1             | -0.3 | +7.0             | ٧    |
| V <sub>cco</sub>      | output stages supply voltage   | note 1             | -0.3 | +7.0             | V    |
| ΔV <sub>CC</sub>      | supply voltage differences between V <sub>CCA</sub> and V <sub>CCD</sub> |                    | -1.0 | +1.0             | ٧    |
| ΔV <sub>CC</sub>      | supply voltage differences between V <sub>CCO</sub> and V <sub>CCD</sub> |                    | -1.0 | +1.0             | V    |
| ΔV <sub>CC</sub>      | supply voltage differences between V <sub>CCA</sub> and V <sub>CCO</sub> |                    | -1.0 | +1.0             | V    |
| VI                    | input voltage  | referenced to AGND | -0.3 | +7.0             | ٧    |
| V <sub>clk(p-p)</sub> | AC input voltage for switching (peak-to-peak value)                      | referenced to DGND | -    | V <sub>CCD</sub> | ٧    |
| I <sub>O</sub>        | output current   |                    | -    | 10               | mA   |
| T <sub>stg</sub>      | storage temperature  |                    | -55  | +150             | °C   |
| T <sub>amb</sub>      | operating ambient temperature  |                    | 0    | +70              | °C   |
| Tj                    | junction temperature   |                    |      | +150             | °C   |

#### Note

1. The supply voltages  $V_{CCA}$ ,  $V_{CCO}$  and  $V_{CCD}$  may have any value between -0.3 V and +7.0 V provided the difference between  $V_{CCA}$ ,  $V_{CCO}$  and  $V_{CCD}$  is between -1 V and +1 V.

### **HANDLING**

Inputs and outputs are protected against electrostatic discharges in normal handling. However, to be totally safe, it is desirable to take normal precautions appropriate to handling integrated circuits.

### THERMAL CHARACTERISTICS

| SYMBOL              | PARAMETER   | VALUE | UNIT |
|---------------------|---|-------|------|
| R <sub>th j-a</sub> | thermal resistance from junction to ambient in free air | 70    | K/W  |

**TDA8705** 

### **CHARACTERISTICS**

 $V_{CCA} = V_8$  to  $V_7 = 4.75$  to 5.25 V;  $V_{CCD} = V_2$  to  $V_3 = 4.75$  to 5.25 V;  $V_{CCO} = V_{21}$  to  $V_{22} = 4.75$  to 5.25 V; AGND, OGND and DGND shorted together;  $V_{CCA}$  to  $V_{CCD} = -0.25$  to +0.25 V;  $V_{CCO}$  to  $V_{CCD} = -0.25$  to +0.25 V;  $V_{CCO} = -0.25$  V; V

 $T_{amb}$  = 25 °C;  $C_L$  = 15 pF; unless otherwise specified.

| SYMBOL                | PARAMETER  | CONDITIONS                | MIN.     | TYP.       | MAX.             | UNIT |
|-----------------------|--|---------------------------|----------|------------|------------------|------|
| Supply                |  |                           |          |            |                  |      |
| V <sub>CCA</sub>      | analog supply voltage  |                           | 4.75     | 5.0        | 5.25             | V    |
| V <sub>CCD</sub>      | digital supply voltage   |                           | 4.75     | 5.0        | 5.25             | V    |
| Vcco                  | output stages supply voltage                                     |                           | 4.75     | 5.0        | 5.25             | V    |
| Icca                  | analog supply current  |                           | 20       | 27         | 32               | mA   |
| I <sub>CCD</sub>      | digital supply current   |                           | 10       | 14         | 18               | mA   |
| Icco                  | output stages supply current                                     |                           | 10       | 14         | 18               | mA   |
| Inputs                |  |                           |          |            |                  |      |
| CLOCK INP             | UT CLK; REFERENCED TO DGND; note 1                               |                           |          |            |                  |      |
| V <sub>IL</sub>       | LOW level input voltage  |                           | 0        | _          | 0.8              | V    |
| V <sub>IH</sub>       | HIGH level input voltage   |                           | 2.0      | <b> </b> - | V <sub>CCD</sub> | V    |
| l <sub>IL</sub>       | LOW level input current  | V <sub>clk</sub> = 0.4 V  | -1       | _          | +1               | μА   |
| I <sub>IH</sub>       | HIGH level input current   | V <sub>clk</sub> = 2.7 V  | -        | _          | 20               | μА   |
| Zı                    | input impedance  | f <sub>clk</sub> = 40 MHz | <b>—</b> | 2          | _                | kΩ   |
| C <sub>1</sub>        | input capacitance  | f <sub>clk</sub> = 40 MHz | -        | 2          | _                | pF   |
| V <sub>I</sub> ANALOG | INPUT VOLTAGE FOR A AND B; REFERENCED T                          | o AGND                    |          |            |                  |      |
| R <sub>I</sub>        | DC parallel input resistance                                     |                           | 20       | _          | -                | kΩ   |
| Cı                    | parallel input capacitance                                       | f <sub>i</sub> = 10 MHz   |          | 1.5        | _                | pF   |
| $\alpha_{CT}$         | crosstalk between V <sub>IA</sub> and V <sub>IB</sub>            | f <sub>i</sub> = 10 MHz   | 40       | -          | _                | dB   |
| Reference             | e voltages for the resistor ladder A and E                       | B; see Table 1            |          |            |                  |      |
| V <sub>RB</sub>       | reference voltage BOTTOM   |                           | 1.9      | 2.0        | 2.1              | V    |
| V <sub>RT</sub>       | reference voltage TOP  |                           | 2.8      | 2.9        | 3.0              | V    |
| V <sub>diff</sub>     | differential reference voltage V <sub>RT</sub> – V <sub>RB</sub> |                           | 0.85     | 0.90       | 0.95             | ٧    |
| I <sub>ref</sub>      | reference current  |                           | _        | 2          | _                | mA   |
| RLAD                  | resistor ladder  |                           | -        | 450        | _                | Ω    |
| TC <sub>RLAD</sub>    | temperature coefficient of the resistor ladder                   |                           | -        | 3280       | _                | ppm  |
| V <sub>osB</sub>      | offset voltage BOTTOM  | note 2                    | -        | 200        | -                | mV   |
| V <sub>osT</sub>      | offset voltage TOP   | note 2                    | -        | 200        | -                | mV   |
| $V_{i(p-p)}$          | input voltage amplitude<br>(peak-to-peak value)                  |                           | 0.45     | 0.50       | 0.55             | V    |
| Outputs;              | A and B  |                           |          |            |                  |      |
| DIGITAL OU            | TPUTS D5 TO D0; REFERENCED TO DGND                               |                           |          |            |                  |      |
| V <sub>OL</sub>       | LOW level output voltage   | I <sub>O</sub> = 1 mA     | 0        | -          | 0.4              | V    |
| V <sub>OH</sub>       | HIGH level output voltage  | l <sub>O</sub> = −1 mA    | 2.4      |            | V <sub>CCD</sub> | ٧    |

TDA8705

| SYMBOL.               | PARAMETER                                 | CONDITIONS  | MIN.       | TYP.       | MAX.      | UNIT |
|-----------------------|---|---|------------|------------|-----------|------|
| Switching             | characteristics                           |   | 1          |            | - <b></b> | - !  |
| CLOCK INP             | UT CLK; note 1; see Fig.3                 |   |            |            |           |      |
| f <sub>clk(max)</sub> | maximum clock frequency                   |   | 40         | <u> </u>   | _         | MHz  |
| t <sub>CPH</sub>      | clock pulse width HIGH                    |   | 10         | 1-         | 1-        | ns   |
| t <sub>CPL</sub>      | clock pulse width LOW                     |   | 10         | 1-         | -         | ns   |
| Analog si             | gnal processing                           |   |            |            | •         |      |
| LINEARITY             |   |   |            |            |           |      |
| ILE                   | DC integral linearity error               |   | _          | ±0.25      | ±0.5      | LSB  |
| DLE                   | DC differential linearity error           |   | <b> </b> - | ±0.25      | ±0.5      | LSB  |
| AILE                  | AC integral linearity error               | note 3  | 1-         | ±0.5       | ±1.0      | LSB  |
| OFE                   | offset error between A and B              | f <sub>i</sub> = 10 MHz;<br>f <sub>clk</sub> = 40 MHz; note 4               | ±1         | _          | ±2        | LSB  |
| GE                    | gain error between A and B                | f <sub>i</sub> = 10 MHz;<br>f <sub>olk</sub> = 40 MHz; note 4               | ±1         | _          | ±2        | LSB  |
| MID                   | middle scale output code A and B          | input voltage floating  | 31         | -          | 32        |      |
| BANDWIDTH             | H; f <sub>clk</sub> = 40 MHz              |   |            |            |           |      |
| В                     | –0.5 dB analog bandwidth                  | full-scale sine wave;<br>note 5   | -          | 50         | _         | MHz  |
| <sup>t</sup> s⊤∟H     | analog input settling time LOW-to-HIGH    | full-scale square wave;<br>Fig.4; note 6                                    | _          | 8          | _         | ns   |
| t <sub>STHL</sub>     | analog input settling time HIGH-to-LOW    | full-scale square wave;<br>Fig.4; note 6                                    | -          | 5          | _         | ns   |
| HARMONIC              | s; f <sub>clk</sub> = 40 MHz; see Fig.5   |   |            |            |           | •    |
| h <sub>1</sub>        | fundamental harmonics (full scale)        | f <sub>i</sub> = 10 MHz   | _          | -          | 0         | dB   |
| h <sub>all</sub>      | harmonics (full scale);<br>all components | f <sub>i</sub> = 10 MHz   |            |            |           |      |
|                       | second harmonics                          |   | _          | <b>-49</b> | -         | dB   |
|                       | third harmonics                           |   | -          | 51         | _         | dB   |
| THD                   | total harmonic distortion                 | f <sub>i</sub> = 10 MHz   | _          | -46        | -40       | dB   |
| SIGNAL-TO-            | NOISE RATIO; note 7; see Fig.5            |   | •          | -          | -         |      |
| S/N                   | signal-to-noise ratio (full scale)        | without harmonics;<br>f <sub>clk</sub> = 40 MHz;<br>f <sub>i</sub> = 10 MHz | 34         | 37         | _         | dB   |
| EFFECTIVE             | BITS; note 7; see Figs 5 and 6            |   |            | -          | -         |      |
| EB                    | effective bits                            | f <sub>clk</sub> = 40 MHz   |            |            |           | 1    |
|                       |   | f <sub>i</sub> = 10 MHz   | _          | 5.8        | _         | bits |
|                       |   | f <sub>i</sub> = 20 MHz   | _          | 5.6        | -         | bits |
| TWO-TONE;             | note 8                                    |   |            |            | ,         |      |
| TTIR                  | two-tone intermodulation rejection        | f <sub>clk</sub> = 40 MHz   | _          | 48         | -         | dB   |

**TDA8705** 

| SYMBOL          | PARAMETER  | CONDITIONS  | MIN. | TYP.  | MAX. | UNIT              |
|-----------------|--|---|------|-------|------|-------------------|
| BIT ERROR       | RATE   |   |      |       |      |                   |
| BER             | bit error rate                                     | f <sub>clk</sub> = 40 MHz;<br>f <sub>i</sub> = 10 MHz;<br>V <sub>i</sub> = ±16 LSB at code 32 |      | 10-13 | _    | times/<br>samples |
| Timing; f       | $_{lk}$ = 40 MHz; $C_L$ = 15 pF; note 9; see Fig.3 |   |      |       |      |                   |
| t <sub>ds</sub> | sampling delay time                                |   | _    | _     | 2    | ns                |
| t <sub>h</sub>  | output hold time                                   |   | 5    | _     | _    | ns                |
| t <sub>d</sub>  | output delay time                                  |   | _    | _     | 14   | ns                |

#### **Notes**


- 1. In addition to a good layout of the digital and analog ground, it is recommended that the rise and fall times of the clock must not be less than 1 ns.
- 2. Analog input voltages producing code 00 up to and including 3F:
  - a)  $V_{osB}$  (voltage offset BOTTOM) is the difference between the analog input which produces data equal to 00 and the reference voltage BOTTOM ( $V_{RB}$ ) at  $T_{amb}$  = 25 °C.
  - b) V<sub>osT</sub> (voltage offset TOP) is the difference between V<sub>RT</sub> (reference voltage TOP) and the analog input which produces data outputs equal to 3F at T<sub>amb</sub> = 25 °C.
- 3. Full-scale sine wave ( $f_i = 10 \text{ MHz}$ ;  $f_{clk} = 40 \text{ MHz}$ ).
- 4. The Offset Error (OFE) and Gain Error (GE) are determined by taking results from a simultaneous acquisition on both ADCs of a sine wave greater than full-scale. The occurrences of code 0 and 63 are used to calculate the OFE (mid-scale-to-mid-scale) and the GE (amplitude difference) between the two converters A and B.
- 5. The -0.5 dB analog bandwidth is determined by the 0.5 dB reduction in the reconstructed output, the input being a full-scale sine wave. It is determined with a beat frequency method; no glitches occurrence.
- 6. The analog input settling time is the minimum time required for the input signal to be stabilized after a sharp full-scale input (square-wave signal) in order to sample the signal and obtain correct output data.
- 7. Effective bits are obtained via a Fast Fourier Transform (FFT) treatment taking 8K acquisition points per equivalent fundamental period. The calculation takes into account all harmonics and noise up to half of the clock frequency (NYQUIST frequency). Conversion to signal-to-noise ratio: S/N = EB × 6.02 + 1.76 dB.
- 8. Intermodulation measured relative to either tone with analog input frequencies of 10.0 MHz and 10.1 MHz. The two input signals have the same amplitude and the total amplitude of both signals provides full scale to the converter.
- 9. Output data acquisition: the output data is available after the maximum delay time of td.


1996 Jan 12

TDA8705


Table 1 Output coding and input voltage (typical values; referenced to AGND)


| STEP      | V <sub>l(p-p)</sub> A or B |    |    | BINARY O | OUTPUT BITS |    |    |  |  |
|-----------|----------------------------|----|----|----------|-------------|----|----|--|--|
| SIEP      | " '(V)                     | D5 | D4 | D3       | D2          | D1 | DO |  |  |
| Underflow | <2.2                       | 0  | 0  | 0        | 0           | 0  | 0  |  |  |
| 0         | 2.2                        | 0  | 0  | 0        | 0           | 0  | 0  |  |  |
| 1         | 2.208                      | 0  | 0  | 0        | 0           | 0  | 1  |  |  |
| •         | •                          |    |    |          |             | •  |    |  |  |
|           | •                          | •  | -  |          |             | •  |    |  |  |
| 62        | 2.692                      | 1  | 1  | 1        | 1           | 1  | 0  |  |  |
| 63        | 2.7                        | 1  | 1  | 1        | 1           | 1  | 1  |  |  |
| Overflow  | >2.7                       | 1  | 1  | 1        | 1           | 1  | 1  |  |  |






TDA8705





TDA8705

#### **APPLICATION INFORMATION**



The analog and digital supplies should be separated and decoupled.

 $V_{\mathsf{RT}(n)},\,V_{\mathsf{RM}(n)}$  and  $V_{\mathsf{RB}(n)}$  and DEC inputs are decoupled to AGND.

(1) In the event of AC-coupling,  $C_{LA}$  and  $C_{LB}$  values are chosen in accordance with the classical low frequencies cut-off formulae

$$f_{CL} = \frac{1}{2 \times \pi \times R_I \times C_L} \ \, \text{where input resistance } \, R_I \, \text{is the value measured under DC conditions}.$$

In the event of DC-coupling,  $C_{LA}$  and  $C_{LB}$  capacitors are omitted. The DC biassing and AC modulation signal directly applied to inputs (pin 6 and 11), must be in the range of  $V_{RT(n)} - V_{RB(n)}$ .

(2) When pin 10 (DEC) is short-circuited to AGND, an external regulator can be connected to V<sub>RT(n)</sub> and V<sub>RB(n)</sub>.


Fig.7 Application diagram.

**TDA8705** 

## **PACKAGE OUTLINE**

SO28: plastic small outline package; 28 leads; body width 7.5 mm

SOT136-1



| UNIT   | A<br>max. | <b>A</b> 1     | A <sub>2</sub> | A <sub>3</sub> | bp             | С              | D <sup>(1)</sup> | E <sup>(1)</sup> | е     | HE             | L     | Lp             | Q          | v    | w    | у     | <b>Z</b> <sup>(1)</sup> | θ  |
|--------|-----------|----------------|----------------|----------------|----------------|----------------|------------------|------------------|-------|----------------|-------|----------------|------------|------|------|-------|-------------------------|----|
| mm     | 2.65      | 0.30<br>0.10   | 2.45<br>2.25   | 0.25           | 0.49<br>0.36   | 0.32<br>0.23   | 18.1<br>17.7     | 7.6<br>7.4       | 1.27  | 10.65<br>10.00 | 1.4   | 1.1<br>0.4     | 1.1<br>1.0 | 0.25 | 0.25 | 0.1   | 0.9<br>0.4              | 8° |
| inches | 0.10      | 0.012<br>0.004 | 0.096<br>0.089 | 0.01           | 0.019<br>0.014 | 0.013<br>0.009 | 0.71<br>0.69     | 0.30<br>0.29     | 0.050 | 0.42<br>0.39   | 0.055 | 0.043<br>0.016 |            | 0.01 | 0.01 | 0.004 | 0.035<br>0.016          | 0° |

#### Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

| OUTLINE  |        | REFERE   | NCES | EUROPEAN   | ISSUE DATE                      |
|----------|--------|----------|------|------------|---------------------------------|
| VERSION  | IEC    | JEDEC    | EIAJ | PROJECTION | 1000E BATE                      |
| SOT136-1 | 075E06 | MS-013AE |      | ■ ●        | <del>91-08-13</del><br>95-01-24 |

TDA8705

#### SOLDERING

#### Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398 652 90011).

### **Reflow soldering**

Reflow soldering techniques are suitable for all SO packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

#### Wave soldering

Wave soldering techniques can be used for all SO packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream end.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

#### Repairing soldered joints

Fix the component by first soldering two diagonally-opposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

13

**TDA8705** 

## **DEFINITIONS**

| Data sheet status  |   |  |  |  |  |
|--|---|--|--|--|--|
| Objective specification                                  | This data sheet contains target or goal specifications for product development.   |  |  |  |  |
| Preliminary specification                                | This data sheet contains preliminary data; supplementary data may be published later.   |  |  |  |  |
| Product specification                                    | cation This data sheet contains final product specifications.   |  |  |  |  |
| Limiting values  |   |  |  |  |  |
| more of the limiting values of the device at these or at | n accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or may cause permanent damage to the device. These are stress ratings only and operation any other conditions above those given in the Characteristics sections of the specification limiting values for extended periods may affect device reliability. |  |  |  |  |
| Application information                                  |   |  |  |  |  |
| Where application informat                               | tion is given, it is advisory and does not form part of the specification.  |  |  |  |  |

### **LIFE SUPPORT APPLICATIONS**

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.