Philips Semiconductors-Signetics

Document No.	853-0014
ECN No.	99965
Date of issue	July 12, 1990
Status	Product Specification
FAST Products	

FEATURES

- Simultaneous and independent Read and Write operations
- Expandable to almost any word size and bit length
- 3-state outputs

DESCRIPTION

The 74F670 is a 16 bit 3-state Register File organized as a 4 words of 4 bits each. Separate Read and Write Address and Enable inputs are available, permitting simultaneous writing into one word location and reading from another location. The 4-bit word to be stored is presented to four data inputs. The Write address inputs (Wa and Wa) determine the locatoion of the stored word. The Write Address inputs should only be changed when the Write Enable input (WE) is High for conventional operation. When the WE is Low, the data is entered into the addressed location. The addressed location remains transparent to the data while the WE is Low. Data supplied at the inputs will be read out in true (non-inverting) form from the 3-state outputs. Data and address inputs are inhibited when

FAST 74F670

Register File

4 x 4 Register File (3-State)

TYPE	TYPICAL PROPAGATION DELAY	TYPICAL SUPPLY CURRENT (TOTAL)
74F670	6.5ns	50mA

ORDERING INFORMATION

PACKAGES	COMMERCIAL RANGE V _{CC} = 5V±10%; T _A = 0°C to +70°C
16-Pin Plastic DIP	N74F670N
16-Pin Plastic SOL	N74F670D

INPUT AND OUTPUT LOADING AND FAN-OUT TABLE

PINS	DESCRIPTION	74F(U.L.) HIGH/LOW	LOAD VALUE HIGH/LOW
D ₀ - D ₃	Data inputs	1.0/1.0	20μA/0.6mA
W _A , W _B	Write address inputs	1.0/1.0	20μΑ/0.6mA
R _A , R _B	Read address inputs	1.0/1.0	20μA/0.6mA
WE	Write Enable inputs	1.0/1.0	20μA/0.6mA
RE	Read Enable inputs	1.0/1.0	20μA/0.6mA
Q ₀ - Q ₃	Data output	150/40	3.0mA/24mA


NOTE:

One (1.0) FAST Unit Load is defined as: 20µA in the High state and 0.6mA in the Low state.


the WE is High. Direct acquisition of data stored in any of the four registers is made possible by individual Read Address inputs (R_A, R_B). The addressed word appears at the four outputs when the Read

Enable (RE) is Low. Data outputs are in the high impedance "off" state when the RE is High. This permits outputs to be tied together to increase the word capacity to very large numbers.


PIN CONFIGURATION



LOGIC SYMBOL



LOGIC SYMBOL(IEEE/IEC)




Register File FAST 74F670

Up to 128 devices can be stacked to increase the word size to 512 locations by tying the 3-state outputs together. Since the limiting factor for expansion is the output High current, further stacking is

possible by tying pullup resistors to the outputs to increase the I_{OH} current available. Design of the Read Enable signals for the stacked devices must ensure that there is no overlap in the Low levels which

cause more than one output to be active at the same time. Parallel expansion to generate n-bit words is accomplished by driving the Enable and address inputs of each device in parallel.

LOGIC DIAGRAM



WORD SELECT FUNCTION TABLE

WRITE	MODE	READ	MODE	OPERATING MODE
WB	WA	RB	RA	Word Selected
L	L	L	L	Word 0
L	н	L	н	Word 1
н	L	н	L	Word 2
Н	Н	н	н	Word 3

H = High voltage level

L = Low voltage level

Register File FAST 74F670

WRITE MODE FUNCTION TABLE

INP	STU	INTERNAL			
WE	D _n	LATCHES*	OPERATING MODE		
L	L	L	10/		
L	Н	н	Write data		
Н	X	NC	Data latched		

H = High voltage level

L = Low voltage level

NC = No change

X = Don't care

 The write address (W_A and W_B) to the "internal latches" must be stabled while WE is Low for conventional operation.

READ MODE FUNCTION TABLE

INPUT	INTERNAL	OUTPUT	OPERATING MODE
RE	LATCHES*	Q _n	OPERATING MODE
L	L	L	D1
L	Н	н	Read
Н	X	Z	Disabled

H = High voltage level

L = Low voltage level

X = Don't care

Z = High impedance "off" state

The selection of the "internal latches" by Read Address (R_A and R_B) are not constrained by WE or RE operation.

ABSOLUTE MAXIMUM RATINGS (Operation beyond the limits set forth in this table may impair the useful life of the device. Unless otherwise noted these limits are over the operating free-air temperature range.)

SYMBOL	PARAMETER	RATING	UNIT
v _∞	Supply voltage	-0.5 to +7.0	٧
V _{IN}	Input voltage	-0.5 to +7.0	V
I _{IN}	Input current	-30 to +5	mA
V _{out}	Voltage applied to output in High output state	-0.5 to +V _{CC}	V
l _{out}	Current applied to output in Low output state	48	mA
T _A	Operating free-air temperature range	0 to +70	°C
T _{STG}	Storage temperature	-65 to +150	°C

684

July 12, 1990

Register File

FAST 74F670

RECOMMENDED OPERATING CONDITIONS

			LIMITS				
SYMBOL	PARAMETER	Min	Nom	Max	UNIT		
v _{cc}	Supply voltage	4.5	5.0	5.5	V		
V _{BH}	High-level input voltage	2.0	_		V		
V _L	Low-level input voltage			0.8	V		
I _{IK}	Input clamp current			-18	mA		
Тон	High-level output current			-3	mA		
lac	Low-level output current			24	mA		
T _A	Operating free-air temperature range	0		70	°C		

DC ELECTRICAL CHARACTERISTICS (Over recommended operating free-air temperature range unless otherwise noted.)

		TEST CONDITIONS ¹			LIMITS		
SYMBOL	PARAMETER				Typ ²	Max	UNIT
V	High-level output voltage	V _{CC} = MIN, V _{IL} = MAX	±10%V _{CC}	2.4			٧
VOH	night-ever output voltage	V _{IH} = MIN, I _{OH} = MAX	±5%V _{CC}	2.7	3.4		٧
V	Low-level output voltage	V _{CC} = MIN, V _{IL} = MAX	±10%V _{CC}		0.35	0.50	٧
VOL	Low-level output voltage	V _{IH} = MIN, I _{OL} = MAX	±5%V _{CC}		0.35	0.50	V
V _{IK}	Input clamp voltage	V _{CC} = MIN, I ₁ = I _{IK}			-0.73	-1.2	٧
4	Input current at maximum input voltage	V _{CC} = MAX, V _I = 7.0V				100	μА
I _{IH}	High-level input current	V _{CC} = MAX, V _I = 2.7V				20	μΑ
	Low-level input current	V _{CC} = MAX, V _I = 0.5V				-0.6	mA
l _{OZH}	Off state output current, High-level voltage applied	V _{CC} = MAX, V _O = 2.7V				50	μА
lozL	Off state output current, Low-level voltage applied	V _{CC} = MAX, V _O = 0.5V				-50	μА
los	Short circuit output current ³	V _{CC} = MAX		-60		-150	mA
	I _{CCH}				50	70	mA
l _{cc}	Supply current (total) I _{CCL}	V _{CC} = MAX			50	70	mA
	ccz				55	80	mA

July 12, 1990 685

^{1.} For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable type.

All typical values are at V_{CC} = 5V, T_A = 25°C.
 Not more than one output should be shorted at a time. For testing I_{OS}, the use of high-speed test apparatus and/or sample-and-hold techniques are preferable in order to minimize internal heating and more accurately reflect operational values. Otherwise, prolonged shorting of a High output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, tos tests should be performed lasty.

Register File FAST 74F670

AC ELECTRICAL CHARACTERISTICS

			LIMITS					
SYMBOL	. PARAMETER	TEST CONDITION	$T_A = +25^{\circ}C$ $V_{CC} = 5V$ $C_L = 50pF$ $R_L = 500\Omega$			$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = 5V \pm 10\%$ $C_{L} = 50pF$ $R_{L} = 500\Omega$		UNIT
			Min	Тур	Max	Min	Max	
t _{PLH}	Propagation delay R _A , R _B to Q _n	Waveform 2	3.5 4.0	5.5 5.5	9.0 8.5	3.0 3.5	10.0 9.0	ns
t _{PLH}	Propagation delay WE to Q _n	Waveform 1	5.0 6.5	7.0 8.5	10.0 11.5	4.5 6.0	11.0 12.5	ns
PLH PHL	Propagation delay D _n to Q _n	Waveform 1	3.5 6.0	6.0 8.0	8.5 11.0	3.0 5.5	9.5 12.5	ns
t _{PZH} t _{PZL}	RE Enable time Q _n to High or Low Level	Waveform 3 Waveform 4	3.0 4.5	7.0 6.5	12.0 9.0	2.5 4.0	13.0 10.0	ns
t _{PHZ}	RE Disable time Q _n to High or Low Level	Waveform 3 Waveform 4	2.0 3.0	3.0 5.0	6.5 8.5	1.5 3.0	7.5 8.5	ns

AC SETUP REQUIREMENTS

		TEST CONDITION	LIMITS					
SYMBOL	PARAMETER		$T_A = +25^{\circ}C$ $V_{CC} = 5V$ $C_L = 50pF$ $R_L = 500\Omega$			T _A = 0°C to +70°C V _{CC} = 5V ±10% C _L = 50pF R _L = 500Ω		UNIT
			Min	Тур	Max	Min	Max	1
t _s (H) t _s (L)	Setup time, High or Low D _n to positive going WE	Waveform 2	1.5 6.0			1.5 7.0		ns
t _ր (H) t _ր (L)	Hold time, High or Low D _n to positive going WE	Waveform 2	0 1.0			0 1.0		ns
t _s (H) t _s (L)	Setup time, High or Low W _A , W _R to negative going WE ¹	Waveform 2	0			0		ns
t _ր (H) t _ր (L)	Hold time, High or Low W _A , W _B to negative going WE ¹	Waveform 2	0			0		ns
t _w (L)	WE Pulse width, Low	Waveform 2	6.5			8.5		กร

NOTES


July 12, 1990 686

Write Address (W_A, W_B) setup time will protect the data written into the previous address. If protection of data in the previous address is not required, setup time for Write Address to WE can be ignored. Any address selection sustained for the final 7ns of the WE pulse during hold time for Write Address to WE will result in data being written into that location.


Register File

FAST 74F670

AC WAVEFORMS



TEST CIRCUIT AND WAVEFORMS




SWITCH POSITION

TEST	SWITCH		
t _{PLZ}	closed		
t _{PZL}	closed		
All other	open		

DEFINITIONS

- R_L = Load resistor; see AC CHARACTERISTICS for value.
- C_L = Load capacitance includes jig and probe capacitance; see AC CHARACTERISTICS for value.
- R_T = Termination resistance should be equal to Z_{OUT} of pulse generators.



V_M = 1.5V Input Pulse Definition

FAMILY	INPUT PULSE REQUIREMENTS					
	Amplitude	Rep. Rate	tw	t _{TLH}	t _{THL}	
74F	3.0V	1MHz	500ns	2.5ns	2.5ns	