

DESCRIPTION

The HYM536100 is a 1M x 36-bit Fast page mode CMOS DRAM module consisting of eight HY514400 and four HY531000 in 20/26 pin SOJ on a 72 pin glass-epoxy printed circuit board. 0.22 μ F decoupling capacitor is mounted for each DRAM.

The HYM536100M is a Tin-Lead plated and HYM536100MG is a Gold plated socket type Single In-line Memory Modules suitable for easy interchange and addition of 4M byte memory.

FEATURES

- Low power dissipation

Max. CMOS standby 66.0mW

Max. TTL standby 132.0mW

Max. operating

Speed	Power
70	5.83W
80	5.17W

- Single power supply of 5V $\pm$ 10%

- TTL compatible inputs and outputs

- Fast access time


Speed	tRAC	tCAC	tPC
70	70ns	20ns	50ns
80	80ns	25ns	50ns

- Fast page mode operation

- CAS-before-RAS, RAS-only, Hidden refresh

- 1024 refresh cycles / 16ms

PIN CONNECTION



PIN DESCRIPTION

RAS0, RAS2	Row Address Strobe
CAS0-CAS3	Column Address Strobe
WE	Write Enable
A0-A9	Address Input
DQ0-DQ35	Data Input/Output
PD1-PD4	Presence Detect
Vcc	Power (+5V)
VSS	Ground

This document is a general product description and is subject to change without notice. Hyundai electronics does not assume any responsibility for use of circuits described. No patent licences are implied.

1CC02-10-MAY93

379

4675088 0002040 0T2


PIN NAME

#	NAME	#	NAME
1	VSS	37	DQ17
2	DQ0	38	DQ35
3	DQ18	39	VSS
4	DQ1	40	CAS0
5	DQ19	41	CAS2
6	DQ2	42	CAS3
7	DQ20	43	CAS1
8	DQ3	44	RAS0
9	DQ21	45	NC
10	VCC	46	NC
11	NC	47	WE
12	A0	48	NC
13	A1	49	DQ9
14	A2	50	DQ27
15	A3	51	DQ10
16	A4	52	DQ28
17	A5	53	DQ11
18	A6	54	DQ29
19	NC	55	DQ12
20	DQ4	56	DQ30
21	DQ22	57	DQ13
22	DQ5	58	DQ31
23	DQ23	59	VCC
24	DQ6	60	DQ32
25	DQ24	61	DQ14
26	DQ7	62	DQ33
27	DQ25	63	DQ15
28	A7	64	DQ34
29	NC	65	DQ16
30	VCC	66	NC
31	A8	67	PD1
32	A9	68	PD2
33	NC	69	PD3
34	RAS2	70	PD4
35	DQ26	71	NC
36	DQ8	72	VSS

PRESENCE DETECT PINS

PIN	-70	-80
PD1	VSS	VSS
PD2	VSS	VSS
PD3	VSS	NC
PD4	NC	VSS

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
TA	Ambient Temperature	0 to 70	°C
TSTG	Storage Temperature	-55 to 150	°C
VIN, VOUT	Voltage on Any Pin Relative to Vss	-1.0 to 7.0	V
VCC	Voltage on VCC Relative to Vss	-1.0 to 7.0	V
IOS	Short Circuit Output Current	50	mA
Pd	Power Dissipation	7.76	W

NOTE : Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

(TA = 0°C to 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VCC	Supply Voltage	4.5	5.0	5.5	V
VIH	Input High Voltage	2.4	-	VCC + 1.0	V
VIL	Input Low Voltage	-1.0	-	0.8	V

NOTE : All voltages are referenced to Vss.

DC CHARACTERISTICS

(TA = 0°C to 70°C, VCC = 5V ± 10%, VSS = 0V, unless otherwise noted.)

SYMBOL	PARAMETER	TEST CONDITIONS	SPEED	MIN.	MAX.	UNIT	NOTE
ILI	Input Leakage Current (Any Input Pin)	VSS ≤ VIN ≤ VCC + 1.0, All other pins not under test = VSS		-120	120	μA	
ILO	Output Leakage Current (High Impedance State)	VSS ≤ VOUT ≤ VCC, RAS & CAS at VIH		-10	10	μA	
ICC1	VCC Supply Current, Operating	tRC = tRC (min.)	70 80	-	1060 940	mA	1,2,3
ICC2	VCC Supply Current, TTL Standby	RAS & CAS at VIH, other inputs ≥ VSS		-	24	mA	
ICC3	VCC Supply Current, RAS-only refresh	tRC = tRC (min.)	70 80	-	1060 940	mA	1,3
ICC4	VCC Supply Current, Fast Page mode	tPC = tPC (min.)	70 80	-	860 740	mA	1,2,3
ICC5	VCC Supply Current, CMOS Standby	RAS & CAS ≥ VCC - 0.2V		-	12	mA	
ICC6	VCC Supply Current, CAS-before-RAS refresh	tRC = tRC (min.)	70 80	-	1060 940	mA	1,3
VOL	Output Low Voltage	IOL = 4.2mA		-	0.4	V	
VOH	Output High Voltage	IOH = -5mA		2.4	-	V	

NOTE :

1. ICC1, ICC3, ICC4 and ICC6 depend on cycle rate.
2. ICC1 and ICC4 depend on output loading. Specified values are obtained with the output open.
3. It depends on user whether column address is changed or not at least once while RAS = VIL and CAS = VIH.

AC CHARACTERISTICS

(TA = 0°C to 70°C, VCC = 5V ± 10%, VSS = 0V, unless otherwise noted.) NOTE : 1, 2, 3

#	SYMBOL	PARAMETER	HYM536100M/MG				UNIT	NOTE
			-70		-80			
			MIN.	MAX.	MIN.	MAX.		
1	trc	Random Read or Write Cycle Time	130	-	150	-	ns	
2	trpc	RAS to CAS Precharge Time	0	-	0	-	ns	
3	tpc	Fast Page Mode Cycle Time	50	-	50	-	ns	
4	trhcp	RAS Hold Time from CAS Precharge	40	-	45	-	ns	
5	trac	Access Time from RAS	-	70	-	80	ns	4,9,10
6	tcac	Access Time from CAS	-	20	-	25	ns	4,9
7	tAA	Access Time from Column Address	-	35	-	40	ns	4,10
8	tCPA	Access Time from CAS Precharge	-	45	-	45	ns	4
9	tCLZ	CAS to Output Low Impedance	0	-	0	-	ns	4
10	tOFF	Output Buffer Turn-off Delay	0	20	0	20	ns	5
11	tT	Transition Time (Rise and Fall)	3	50	3	50	ns	3
12	trp	RAS Precharge Time	50	-	60	-	ns	
13	trAS	RAS Pulse Width	70	10K	80	10K	ns	
14	trASP	RAS Pulse Width (Fast Page Mode)	70	100K	80	100K	ns	
15	trSH	RAS Hold Time	20	-	25	-	ns	
16	tCSH	CAS Hold Time	70	-	80	-	ns	
17	tCAS	CAS Pulse Width	20	10K	25	10K	ns	
18	trCD	RAS to CAS Delay	20	50	20	60	ns	9
19	trAD	RAS to Column Address Delay Time	15	35	15	40	ns	10
20	tCRP	CAS to RAS Precharge Time	5	-	5	-	ns	
21	tCP	CAS Precharge Time	10	-	10	-	ns	
22	tASR	Row Address Set-up Time	0	-	0	-	ns	
23	trAH	Row Address Hold Time	10	-	10	-	ns	
24	tASC	Column Address Set-up Time	0	-	0	-	ns	
25	tCAH	Column Address Hold Time	15	-	15	-	ns	
26	tAR	Column Address Hold Time from RAS	55	-	60	-	ns	
27	trAL	Column Address to RAS Lead Time	35	-	40	-	ns	
28	trCS	Read Command Set-up Time	0	-	0	-	ns	
29	trCH	Read Command Hold Time Referenced to CAS	0	-	0	-	ns	6
30	trRH	Read Command Hold Time Referenced to RAS	0	-	0	-	ns	6
31	twCH	Write Command Hold Time	15	-	15	-	ns	
32	twCR	Write Command Hold Time from RAS	55	-	60	-	ns	
33	tWP	Write Command Pulse Width	15	-	15	-	ns	
34	trWL	Write Command to RAS Lead Time	20	-	25	-	ns	
35	tcWL	Write Command to CAS Lead Time	20	-	25	-	ns	
36	tDS	Data-In Set-up Time	0	-	0	-	ns	7
37	tDH	Data-In Hold Time	15	-	15	-	ns	7
38	tDHR	Data-In Hold Time Referenced to RAS	55	-	60	-	ns	
39	tREF	Refresh Period (1024 cycles)	-	16	-	16	ms	
40	twCS	Write Command Set-up Time	0	-	0	-	ns	8

AC CHARACTERISTICS

(continued)

(continued)

#	SYMBOL	PARAMETER	MM536100M/MG				UNIT	NOTE
			-70		-80			
			MIN.	MAX.	MIN.	MAX.		
41	tCHR	CAS Hold Time (CBR Cycle)	30	-	30	-	ns	
42	tCSR	CAS Set-up Time (CBR Cycle)	10	-	10	-	ns	
43	tCPT	CAS Precharge Time (CBR Counter Test)	40	-	40	-	ns	
44	tWRP	WE to RAS Precharge Time (CBR Cycle)	10	-	10	-	ns	
45	tWRH	WE to RAS Hold Time (CBR Cycle)	10	-	10	-	ns	

NOTE :

1. An initial pause of 200 μ s is required after power-up followed by 8 RAS cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 CAS-before-RAS initialization cycles instead of 8 RAS-only refresh cycles are required. The device should be carefully initialized to be prevented from being entered into multi bit test mode.
2. $V_{IH}(\text{min.})$ and $V_{IL}(\text{max.})$ are reference levels for measuring timing of input signals. Transition time is measured between V_{IH} and V_{IL} and assumed to be 5ns for all inputs.
3. Refer to the HY514400 and HY531000 data sheet for detailed information.
4. Measured with a load equivalent to 2 TTL loads and 100pF.
5. $t_{OFF}(\text{max.})$ defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
6. Either $TRCH$ or $TRRH$ must be satisfied for a read cycle.
7. These parameters are referenced to CAS leading edge in early write cycles.
8. $twcs$ is not a restrictive operating parameter. It is included in the data sheet as electrical characteristics only. If $twcs \geq twcs(\text{min.})$, the cycle is an early write cycle and data out pin will remain open circuit (high impedance) through the entire cycle.
9. Operation within the $trcd(\text{max.})$ limit insures that $trac(\text{max.})$ can be met. $trcd(\text{max.})$ is specified as a reference point only. If $trcd$ is greater than the specified $trcd(\text{max.})$ limit, then access time is controlled by $tCAC$.
10. Operation within the $trad(\text{max.})$ limit insures that $trac(\text{max.})$ can be met. $trad(\text{max.})$ is specified as a reference point only. If $trad$ is greater than the specified $trad(\text{max.})$ limit, then access time is controlled by tAA .


CAPACITANCE

(TA = 25°C, VCC = 5V $\pm$ 10%, VSS = 0V, f = 1MHz, unless otherwise noted.)


SYMBOL	PARAMETER	TYP.	MAX.	UNIT
CIN1	Input Capacitance (A0-A9)	-	88	pF
CIN2	Input Capacitance (WE)	-	104	pF
CIN3	Input Capacitance (RAS0, RAS2)	-	57	pF
CIN4	Input Capacitance (CAS0-CAS3)	-	36	pF
CDQ1	I/O Capacitance (DQ0-DQ7, DQ9-16, DQ18-25, DQ27-34)	-	17	pF
CDQ2	I/O Capacitance (DQ8, DQ17, DQ26, DQ35)	-	22	pF

TIMING DIAGRAM

READ CYCLE



EARLY WRITE CYCLE




[illegible]


The timing diagram illustrates the relationship between the RAS, CAS, ADDR, WE, and DQ signals. The signals are shown as digital waveforms, and the timing parameters are indicated by horizontal arrows and labels. The parameters are as follows:

- RAS:** $t_{RASP}(14)$ (RAS pulse width), $t_{RHP}(4)$ (RAS hold time), $t_{RCP}(20)$ (RAS to CAS setup time), $t_{RSH}(15)$ (RAS to SH setup time), $t_{RCP}(20)$ (RAS to CAS setup time), $t_{RCP}(20)$ (RAS to CAS setup time).
- CAS:** $t_{CASH}(16)$ (CAS pulse width), $t_{CAS}(17)$ (CAS setup time), $t_{CIP}(21)$ (CAS to ICP setup time), $t_{CAS}(17)$ (CAS setup time), $t_{CIP}(21)$ (CAS to ICP setup time), $t_{CAS}(17)$ (CAS setup time), $t_{CIP}(20)$ (CAS to ICP setup time).
- ADDR:** $t_{RAD}(18)$ (ADDR setup time), $t_{ASC}(24)$ (ADDR to ASC setup time), $t_{CAH}(25)$ (ADDR to CAH setup time), $t_{ASC}(24)$ (ADDR to ASC setup time), $t_{CAH}(25)$ (ADDR to CAH setup time), $t_{ASC}(24)$ (ADDR to ASC setup time), $t_{CAH}(25)$ (ADDR to CAH setup time).
- WE:** $t_{WCS}(40)$ (WE setup time), $t_{WCH}(31)$ (WE to WCH setup time), $t_{WCP}(33)$ (WE to WCP setup time), $t_{WCS}(40)$ (WE setup time), $t_{WCH}(31)$ (WE to WCH setup time), $t_{WCP}(33)$ (WE to WCP setup time), $t_{WCS}(40)$ (WE setup time), $t_{WCH}(31)$ (WE to WCH setup time), $t_{WCP}(33)$ (WE to WCP setup time).
- DQ:** $t_{DS}(36)$ (DQ setup time), $t_{DH}(37)$ (DQ hold time), $t_{DS}(36)$ (DQ setup time), $t_{DH}(37)$ (DQ hold time), $t_{DS}(36)$ (DQ setup time), $t_{DH}(37)$ (DQ hold time).


RAS-ONLY REFRESH CYCLE




CAS-BEFORE-RAS REFRESH CYCLE




HIDDEN REFRESH CYCLE (READ)



HIDDEN REFRESH CYCLE (WRITE)



CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE



72 pin Single In-line Memory Module (M ; Tin-Lead plated, MG ; Gold plated)

[illegible]

ORDERING INFORMATION

PART NUMBER	SPEED	POWER	PACKAGE	PLATING
HYM536100M	70/80		SIMM	Tin-Lead
HYM536100MG	70/80		SIMM	Gold