

1.1 Scope.

This specification covers the detail requirement for a monolithic CMOS 12-bit sampling analog-to-digital converter. It features 100 ksp/s throughput, on board buried Zener reference and specified dynamic parameters.

1.2 Part Number.

The complete part number per Table 1 of this specification is as follows:

Device	Part Number
-1	AD7870S(X)/883B
-2	AD7870T(X)/883B

1.2.3 Case Outline.

See Appendix 1 of General Specification ADI-M-1000: package outline:

(X)	Package	Description
Q	Q-24	24-Pin Cerdip
E	E-28A	28-Contact LCC

1.3 Absolute Maximum Ratings. ($T_A = +25^\circ\text{C}$ unless otherwise noted)

Positive Supply Voltage (V_{DD}) to AGND	-0.3 V to +7.0 V
Negative Supply Voltage (V_{SS}) to AGND	+0.3 V to -7.0 V
AGND to DGND	-0.3 V to $V_{DD} + 0.3$ V
Analog Input Range (V_{IN}) to AGND	-15.0 V to +15.0 V
Voltage Reference Output (REF OUT) to AGND	0 V to V_{DD}
Digital Input Voltage to DGND	-0.3 V to $V_{DD} + 0.3$ V
Digital Output Voltage to DGND	-0.3 V to $V_{DD} + 0.3$ V
Thermal Resistance, Junction-to-Case (θ_{JC})	See MIL-M-38510, Appendix C
Thermal Resistance, Junction-to-Ambient (θ_{JA})	120°C/W
Maximum Power Dissipation (P_D) to +75°C	450 mW
Lead Temperature (Soldering 10 sec)	+300°C
Storage Temperature Range (T_{STG})	-65°C to +150°C

1.4 Recommended Operating Conditions.

Positive Supply Voltage Range (V_{DD})	+4.75 V dc to +5.25 V dc
Negative Supply Voltage Range (V_{SS})	-4.75 V dc to -5.25 V dc
Analog Input Range	-3.0 V to +3.0 V
Ambient Operating Temperature Range	-55°C to +125°C

1.5 Thermal Characteristics.

Thermal Resistance $\theta_{JC} = 35^\circ\text{C/W}$ for Q-24 and E-28A
 $\theta_{JA} = 120^\circ\text{C/W}$ for Q-24 and E-28A

AD7870—SPECIFICATIONS

Table 1.

Test	Symbol	Device	Limit		Sub Group 1	Test Condition ^{1, 2} /Comments -55°C ≤ T _C ≤ +125°C unless otherwise noted	Units
			Min	Max			
Signal-to-Noise ³ Ratio	SNR	All	69		4, 5, 6	V _{IN} = 10 kHz Sine Wave f _{SAMPLE} = 100 kHz	dB
Total Harmonic Distortion	THD	All		-78	4, 5, 6	V _{DD} = +4.75 V, V _{SS} = -5.25 V	dB
Peak Harmonic	PH	All		-78	4, 5, 6		dB
Intermodulation Distortion (2nd Order Terms)	IMD ²	All		-78	4, 5, 6	f _a = 9 kHz; f _b = 9.5 kHz; f _{SAMPLE} = 50 kHz	dB
Intermodulation Distortion (3rd Order Terms)	IMD ³					V _{DD} = +4.75 V, V _{SS} = -5.25 V	
Track/Hold Acquisition Time ⁴	t _{ACQ}	All		2	4, 5, 6	V _{DD} = +4.75 V, V _{SS} = -5.25 V	μs
Integral Linearity Error	LE	-2		±1	1, 2, 3	V _{DD} = +4.75 V, V _{SS} = -5.25 V	LSB
Differential Linearity Error	DLE	-2		±1	1, 2, 3	V _{DD} = +4.75 V, V _{SS} = -5.25 V	LSB
Bipolar Zero Error	BZE	All		±5	1, 2, 3	V _{DD} = +4.75 V, V _{SS} = -5.25 V	LSB
Positive Full-Scale Error ⁵	PFSE	All		±5	1, 2, 3	V _{DD} = +4.75 V, V _{SS} = -5.25 V	LSB
Negative Full-Scale Error ⁵	NFSE	All		±5	1, 2, 3	V _{DD} = +4.75 V, V _{SS} = -5.25 V	LSB
Minimum Resolution for Which No Missing Codes Are Guaranteed	NMC	All	12		1, 2, 3	V _{DD} = +4.75 V, V _{SS} = -5.25 V	Bits
Analog Input Voltage	V _{IN}	All		±3	1, 2, 3	V _{DD} = +4.75 V, V _{SS} = -5.25 V	V
Analog Input Current	I _{IN}	All		±500	1, 2, 3	V _{DD} = +5.25 V, V _{SS} = -5.25 V	μA
Voltage Reference Output	V _{REF}	All	2.99	3.01	1	V _{DD} = +5 V, V _{SS} = -5 V	V
Voltage Reference Output Temperature Coefficient	dREF/dT	-1		+60	2, 3	V _{DD} = +5 V, V _{SS} = -5 V	ppm/°C
		-2		±35			
Reference Load Sensitivity	ΔREF	All		±1	1, 2, 3	V _{DD} = +5 V, V _{SS} = -5 V Reference Load Not Changed During Conversion. Reference Load Current Change (0-500 μA)	mV
Digital Input High Voltage	V _{INH}	All	2.4		7, 8	V _{DD} = +4.75 V, V _{SS} = -5.25 V	V
Digital Input Low Voltage	V _{INL}	All		0.8	7, 8	V _{DD} = +4.75 V, V _{SS} = -5.25 V	V
Digital Input Current	I _{IN}	All		±10	1, 2, 3	V _{DD} = +5.25 V, V _{SS} = -5.25 V	μA
Digital Input Capacitance ⁴	C _{IN}	All		10	4	V _{DD} = +5 V, V _{SS} = -5 V	pF
Digital Output High Voltage	V _{OH}	All	4.0		1, 2, 3	I _{SOURCE} = 40 μA V _{DD} = +4.75 V, V _{SS} = -5.0 V	V
Digital Output Low Voltage	V _{OL}	All		0.4	1, 2, 3	I _{SINK} = 1.6 mA V _{DD} = +4.75 V, V _{SS} = -5.0 V	V
Floating State Leakage Current	I _{LKG}	All		±10	1, 2, 3	DB11-DB0, V _{DD} = +5.25 V, V _{SS} = -5.25 V	μA
Floating State Output Capacitance ⁵ Conversion Time (External Clock)	C _{OUT} t _{CONV}	All	15		4	V _{DD} = +5 V, V _{SS} = -5 V	pF
		All	8.0		9, 10, 11	f _{CLK} = +2.5 MHz V _{DD} = +5 V, V _{SS} = -5 V	μs
Conversion Time (Internal Clock)	t _{CONV}	All	7.0	9.0	9, 10, 11	V _{DD} = +5 V, V _{SS} = -5 V	μs

Test	Symbol	Device	Limit		Sub Group 1	Test Condition ^{1, 2} /Comments -55°C ≤ T _C ≤ +125°C unless otherwise noted	Units
			Min	Max			
Positive Supply Current from V _{DD}	I _{DD}	All		13		V _{DD} = +5.25 V, V _{SS} = -5.25 V	mA
Negative Supply Current from V _{SS}	I _{SS}	All		6	1, 2, 3	V _{DD} = +5.25 V, V _{SS} = -5.25 V	mA
CONVST Pulse Width	t ₁ ⁴	All	50		9, 10, 11		ns
CS to RD Setup	t ₂ ⁴	All	0		9, 10, 11	Mode 1	ns
RD Pulse Width	t ₃	All	75		9, 10, 11		ns
CS to RD Hold	t ₄ ⁴	All	0		9, 10, 11	Mode 1	ns
RD to INT Delay	t ₅ ⁴	All		70	9, 10, 11		ns
Data Access Time After RD	t ₆	All		70	9, 10, 11	Note 8	ns
Bus Relinquish Time After RD	t ₇	All	5	50	9, 10, 11	Note 9	ns
HBEN to RD Setup	t ₈ ⁴	All	0		9, 10, 11		ns
HBEN to RD Hold	t ₉ ⁴	All	0		9, 10, 11		ns
SSTRB to SCLK Falling Edge Setup	t ₁₀ ⁴	All	100		9, 10, 11		ns
SCLK Cycle	t ₁₁ ⁴	All	370		9, 10, 11	Note 10	ns
SCLK to Valid Data Delay	t ₁₂ ⁴	All		150	9, 10, 11	C _L = 35 pF ¹¹	ns
SCLK Rising Edge to SSTRB	t ₁₃ ⁴	All	20	100	9, 10, 11		ns
Bus Relinquish Time After SCLK	t ₁₄ ⁴	All	10	100	9, 10, 11		ns
CS to RD Setup	t ₁₅ ⁴	All	60		9, 10, 11	Mode 2	ns
CS to BUSY Propagation Delay	t ₁₆ ⁴	All		120	9, 10, 11		ns
Data Setup Time Prior to BUSY	t ₁₇ ⁴	All	200		9, 10, 11		ns
CS to RD Hold	t ₁₈ ⁴	All	0		9, 10, 11	Mode 2	ns
HBEN to CS Setup	t ₁₉ ⁴	All	0		9, 10, 11		ns
HBEN to CS Hold	t ₂₀ ⁴	All	0		9, 10, 11		ns

NOTES

¹V_{DD} = +4.75 V to +5.25 V; V_{SS} = -4.75 V or -5.25 V; AGND = DGND = 0 V. Parts are guaranteed over this supply range. Unless otherwise stated tests are done at V_{DD} = 5 V, V_{SS} = -5 V.

²f_{CLK} = 2.5 MHz.

³SNR calculation includes distortion and noise components.

⁴Measured only at initial design characterization and after design or process changes which might affect this parameter. These limits are guaranteed even though they are not tested.

⁵Measured with respect to internal reference and includes bipolar offset error.

⁶All input signals are specified with t_r = t_f = 5 ns (10% to 90% of 5 V) and timed from a voltage level of 1.6 V.

⁷Serial timing is measured with a 4.7 kΩ pull-up resistor on SDATA and SSTRB and a 2 kΩ pull-up on SCLK. The capacitance on all three outputs is 35 pF.

⁸t₆ is measured with the load circuits of Figure 1 and defined as the time required for an output to cross 0.8 V or 2.4 V.


⁹t₇ is defined as the time required for the data lines to change 0.5 V when loaded with the circuits of Figure 2.

¹⁰SCLK mark/space ratio measured from a voltage level of 1.6 V is 40/60 to 60/40.


¹¹SDATA will drive higher capacitive loads but this will add the t₁₂ since it increases the external RC time circuit (4.7 kΩ||C_L) and hence the time to reach 2.4 V.

AD7870


3.2.1 Functional Block Diagram and Terminal Assignments.



Q Package (DIP)



E Package (LCC)




3.2.4 Microcircuit Technology Group.


This microcircuit is covered by technology group (81).


4.2.1 Life Test/Burn-In Circuit.

Steady state life test is per MIL-STD-883 Method 1005. Burn-in is per MIL-STD-883 Method 1015 test condition (B).




AD7870






a. High Z to V_{OH}




b. High Z to V_{OL}

Figure 1. Load Circuits



a. V_{OH} to High Z



b. V_{OL} to High Z

Figure 2. Load Circuits