

The Infinite Bandwidth Company™

MIC2596/2597

Dual Channel Negative Voltage Hot Swap Controllers

Final Information

General Description

The MIC2596 and MIC2597 are dual channel negative voltage hot swap controllers designed to facilitate safe PC board insertion into and removal from live backplanes. To minimize external components, each channel of the MIC2596/MIC2597 has an integrated high voltage power MOSFET. Built-in current sensing in each channel provides inrush current limiting, by regulating the channel's output current to a usersettable maximum. Current sensing also provides programmable overcurrent and open-load detection. A channel will be turned off if it experiences overload or no-load conditions lasting longer than programmable intervals. Foldback current limiting holds power dissipation of the internal MOSFETs at safe levels during overloads, and very fast shutdown response to faults ensures protection for both system power supplies and the load. The MIC2596 will automatically attempt to restart into an overcurrent fault until the fault is cleared, while the MIC2597 will latch the output in the off state until it is reset by external action. A logic-compatible signal is provided on each channel to indicate overcurrent or undercurrent fault conditions.


Features

- Allows safe hot-swap in -48V systems
- Operates to –70V
- · Programmable inrush current limiting
- Two thermally isolated channels
- Overcurrent fault sensing and protection
- Nuisance trip prevention circuitry
- Open-load detection
- · Logic compatible Enable and Fault signals
- Separate analog and logic ground pins support large system ground differentials (±8V)

Applications

- · Central Office Switching
- –48V Power Distribution


Typical Application



Ordering Information

Part Number	ON Signal	Circuit Breaker Function	Package
MIC2596-1BTS	Active-High	Auto-Retry	20 pin TSSOP
MIC2596-2BTS	Active-Low	Auto-Retry	20 pin TSSOP
MIC2597-1BTS	Active-High	Latched Off	20 pin TSSOP
MIC2597-2BTS	Active-Low	Latched Off	20 pin TSSOP
MIC2596-1BTSE	Active-High	Auto-Retry	20 pin Exposed Pad TSSOP
MIC2596-2BTSE	Active-Low	Auto-Retry	20 pin Exposed Pad TSSOP
MIC2597-1BTSE	Active-High	Latched Off	20 pin Exposed Pad TSSOP
MIC2597-2BTSE	Active-Low	Latched Off	20 pin Exposed Pad TSSOP

Pin Configuration



20-Pin TSSOP

Pin Descriptions

Pin Number	Pin Name	Pin Function	
20, 11	FAULT1#/FAULT2#	Fault Status Output, Active-low - Asserted when the circuit breaker trips upon overcurrent, open-load or thermal shutdown conditions.	
1, 10	ON1/ON2	Enable Input - Active-high (MIC259x-1) or active-low (MIC259x-2). When asserted ON will initiate a start cycle by activating the GATE output. Toggling ONx will also reset the circuit breaker in the MIC2597.	
3, 8	CTIMER1/CTIMER2	Current Limit Response Timer. A capacitor connected to this pin defines the period of time t _{FLT} in which an overcurrent event must last to signal a fault condition and turn the output off.	
16	V _{EE}	Negative Supply Voltage Input.	
2, 9	ILIMIT1/ILIMIT2	Current Limit Set. The current limit threshold is set by connecting a resistor between this pin and V_{EE} . When the current limit threshold of a channel is exceeded for t_{FLT} the circuit breaker for that channel is tripped and its respective output is immediately shut off.	
19, 12	OUT1/OUT2	Switch Outputs. Connect to load.	
6	VDDA	Positive Supply Input. Normally connected as the power ground reference in negative supply (–48V) systems. V _{DDA} is the IC's "analog ground," used for internal biasing relative to –V _{EE} .	
5	VCLAMP	FAULT# Clamp Voltage. A small bias current into this pin (usually supplied by the controlling logic's supply voltage) powers internal circuitry which establishes the active low voltage of the FAULT# signals. In normal circuit configurations, the low-level output voltage will be clamped to V _{DDL} .	
4, 7	COL1/COL2	Open-Load Detect Timer - When the load current falls below 8% of full scale current limit the capacitor connected to C_{OL1}/C_{OL2} begins to change. When the voltage across C_{OL1}/C_{OL2} rises above 1.32V the output is immediately shut off. When ONx is deasserted or when the load current is above 15% of full scale current limit then this pin is held to V_{EE} . Tying this pin to V_{EE} will disable this function.	
17,14	CGATE1/CGATE2	Noise filtering capacitors for the gates of the main output MOSFETs. Typically in the range of 1000pF ~ 4700pF.	
15	VDDL	$\rm V_{DDL}$ provides the ground reference for the logic-compatible FAULT# and ON signals, while accommodating ± 8 volts of ground differential between the controlling logic and the power ground ($\rm V_{DDA}$) of the MIC2596/2597. If no differential voltage capability is required between $\rm V_{DDA}$ and $\rm V_{DDL}$, these two pins should be tied together at the part.	
13, 18	N/C	No Connect.	

Absolute Maximum Ratings

Operating Ratings

Supply Voltage (V _{DDA} to V _{EE})	15V to 70V
Supply Voltage (V _{DDL} to V _{EE})	15V to 70V
V _{CLAMP} (relative to V _{DDL})	2.5V to 5.25V
Ambient Temperature	40°C to +85°C
TSSOP Package:	$\theta_{JA} = 90^{\circ} \text{C/W}$
TSE Exposed Pad Package (Note 3)	$\theta_{JA} = 38^{\circ}C/W$
Continuous Junction Temperature	125°C Maximum

Electrical Characteristics

 $V_{DDA} = V_{DDL} = 40V, \ V_{EE} = 0V, \ V_{CLAMP} = V_{DD} + 3.3V, \ R_{LIMIT1} = R_{LIMIT2} = 20k \ , \ T_A = 25^{\circ}C \ unless \ otherwise \ noted.$

Symbol	Parameter	Condition	Min	Тур	Max	Units
I _{DD}	Supply Current	V _{DDA} = V _{DDL} = 70V, Both outputs on or off -40°C to 85°C		3.3	5.0	mA
UVLO	Undervoltage Lockout threshold	V _{IN} rising	11.5		12.5	V
	Undervoltage Lockout hysteresis	V _{IN} falling		-0.35		V
I _{CLAMP}	CLAMP pin supply current	FAULT#1 and FAULT#2 are high V _{CLAMP} = 5.25V		190		μА
V _{OL}	FAULT#[1/2] output low voltage (Note 2)	I _{OL} = 250μA	-0.3	-0.18	0.4	V
R _{DSON}	On-Resistance (Each Switch)	T _J = 25°C		1.5	2.0	Ω
	On-Resistance (Each Switch)	T _J = 85°C		1.9	2.5	Ω
CLF	Current Limit Factor (Notes 4, 6)	$R_{LIMIT1} = R_{LIMIT2} = 40k$	1700	2000	2300	Α•Ω
I _{OFF}	Off-state Output leakage current	Switch is off, $T_J = 25^{\circ}C$ $V_{OUT} = V_{DDA} = V_{DDL} = 70V$			2	μА
	Off-state Output leakage current	Switch is off, $T_J = 85^{\circ}C$ $V_{OUT} = V_{DDA} = V_{DDL} = 70V$			5	μΑ
I _{TIMER}	Overcurrent Timer pull-down current		1.1	1.9	2.7	μΑ
	Overcurrent Timer charge current		-42	-72	-103	μΑ
I _{OLDTH}	Open Load Detect threshold	I _{OUT} decreasing	6	9	12	%
	(percent of full-scale output current) (Notes 5, 6)	I _{OUT} increasing	8	12	16	%
I _{OLDHYS}	Open Load Detect hysteresis (percent of full-scale output current)			3		%
V _{THHI}	Overload Timer Capacitor high-going threshold voltage		1.12	1.32	1.52	V
V _{THLO}	Overload Timer low -going threshold voltage for auto-restart (MIC2596) (Note 6)		0.21	0.24	0.27	V
I _{GATE}	C _{GATE} Capacitor charge current	During turn-on		-79		μΑ
V _{COL}	Open Load Detect Timer high-going threshold voltage		1.12	1.32	1.52	V
I _{COL}	Open-Load Detect Timer capacitor charge current		-10	-17	-24	μА
V_{FBU}	Output voltage foldback threshold	Upper threshold	25	31	37	V
V_{FBL}		Lower threshold	10	13	16	V
I _{FOLDBACK}	Foldback output current limit	V _{OUT} – V _{EE} > V _{FBU} , % of full scale current limit	12	20	28	%

Symbol	Parameter	Condition	Min	Тур	Max	Units
$\overline{V_{IL}}$	ON Pin Low threshold Voltage	-40°C to 85 °C			0.8	V
I _{IL}	ON Pin input current	$V_{ON} = V_{CLAMP}$			150	μΑ
$\overline{V_{IH}}$	ON Pin High threshold voltage	-40°C to 85°C	2.0			V
T _{PROTECT}	Thermal self-protection points	T _J increasing (turn-off)		145		°C
		T _J decreasing (turn-on)		135		°C
AC Parame	ters	•	•	•		•
t _{ON}	Turn-on time	$C_L = 1\mu F, R_L = 1k\Omega, C_{GATE} = 1nF$		[tbd]		ms
t _{OFF}	Turn-off time	$C_L = 1\mu F, R_L = 1k\Omega, C_{GATE} = 1nF$		[tbd]		ms
$\overline{t_R}$	Rise-time	$C_L = 1\mu F, R_L = 1k\Omega, C_{GATE} = 1nF$		[tbd]		ms
t _F	Fall-time	$C_L = 1\mu F, R_L = 1k\Omega, C_{GATE} = 1nF$		[tbd]		ms
t _{OC}	Current limit response time	C _{GATE} ≤ 1nF		4		μs
t _{OFF(UVLO)}	Undervoltage to OUT1/OUT2 off	$C_L = 1\mu F, R_L = 1k\Omega, C_{GATE} = 1nF$		[tbd]		μs

Notes:

Note 1: Absolute Maximum Ratings are those ratings beyond which a part may be permanently damaged. Functionality is not guaranteed when a part is operated at its Absolute Maximum Ratings.

Note 2: Relative to V_{DDL}.

Note 3: The exposed pad of the TSE package must be connected to V_{EE} of the part, or be electrically isolated.


Note 4: The current limit threshold is defined by the current limit factor divided by R_{LIMIT}, the resistor connected to the I_{LIMIT1}/I_{LIMIT2} pins.

Note 5: Open Load Detect is not guaranteed to function for programmed maximum output currents <[tbd]mA

Note 6: Final production value TBD.

response time

Timing Diagrams



Functional Diagram




Figure 1. Use of V_{DDA} and V_{DDL} to Mitigate Ground Noise Effects

Functional Description

Hot Swap Insertion

When circuit boards are inserted into systems with live power supplies, high inrush currents can result due to the charging of bulk capacitance that resides across the circuit board's supply pins. This inrush current, although transient in nature, can be of significant amplitude. Such current spikes can cause supply voltages to go out of regulation, resulting in system crashes. Additionally, the high rates of di/dt may do permanent damage to electronic components and/or assemblies.

The MIC2596 family of parts is designed to address these issues by limiting the inrush current which a PC board or other load can draw during a hot-swap event. In addition to this inrush current control, the MIC2596/MIC2597 provide output current limiting and supervisory functions to ensure robust protection for both the host system and the circuit board.

$V_{\rm DDA}$ and $V_{\rm DDL}$

In some systems, considerable ground differentials can occur between the physical plant monitor and the actual power control circuitry. An example of this would be in a system spanning several racks of equipment, with a centralized CPU watching over the hot-swap functions. In order to alleviate the need for optical isolators or similar devices when hot-swap parts are used in such a system, the MIC2596/MIC2597 have separate grounds for their on-chip power-related functions and their digital interface pins (ON1, ON2, FAULT1#, FAULT2#). The unique architecture of these parts allows voltage differentials of ± 8 volts to exist between V_{DDA} (the

"analog" ground) and V_{DDL} (the "logic" ground), without disturbing device performance.

In distributed systems, V_{DDA} should be connected to the local return of the power which the MIC2596/MIC2597 is controlling, while V_{DDL} should be separately connected to the monitor and control logic's ground. See Figure 1. If the capability to tolerate voltage differentials between V_{DDA} and V_{DDL} is not required, the two grounds should be tied together at the chip.

Start-Up Cycle

Referring to the Typical Applications Circuit, when a channel's ON pin is asserted the respective MIC2596/MIC2597 output is enabled. To minimize inrush current transients the output current is regulated to ensure that it does not exceed the value programmed by the resistor R1(R2) connected to the I_{LIMIT} pin.

Circuit Breaker Function

The MIC2596 and MIC2597 act as electronic circuit breakers to protect loads, connectors, power supplies, and other system components against faults such as short circuits. The circuit breaker function trips upon overcurrent, open-load or thermal shutdown conditions. The FAULT# output is asserted (taken low) when the circuit breaker is tripped. The timer capacitor C2 (C3) is normally pulled low by a small current source. However, whenever the current limit threshold is exceeded C2 is charged by a much stronger current source. If an overcurrent condition exists for a long enough time to allow the voltage at the C_{TIMER} pin to cross the

threshold V_{THHI} , the circuit beaker is tripped and the output is immediately turned off. This time-out period t_{FLT} prevents the circuit breaker from erroneously tripping due to inrush currents during start-up or other transient currents caused by normal system operation.

The MIC2596 circuit breaker has an automatic-reset function. After the circuit breaker trips a new start-up cycle is initiated. If the fault still exists C2 (C3) will again charge up to V_{THHI} and trip the circuit breaker. C2 will then be discharged, and when the voltage across C2 goes below V_{THLO} another start cycle is initiated. This will continue until the fault is removed or the channel is turned off. In the MIC2597 the circuit breaker is only reset by either toggling the ON pin or cycling input power. The MIC2597 will be enabled to start up only if the voltage across C_{TIMER} is below V_{THLO} .

Foldback Current Limiting

During short circuits or excessive loads the MIC2596 and MIC2597 employ foldback current limiting. When the differential from $V_{\text{EE}}\,$ to V_{OUT} reaches -13V, the output current starts to fold back. When $(V_{\text{EE}}-V_{\text{OUT}})$ reaches –31V, the output current will be limited to approximately 20% of its full scale value. Figure 2 illustrates the foldback function.




Figure 2. Foldback Characteristics

Fault Status Indication

The MIC2596 and MIC2597 will assert the FAULT# output whenever their circuit breaker function is activated by an overcurrent condition. A fault will also be indicated if an openload or thermal shutdown condition is detected. Figure 3 shows FAULT# timing scenarios.




Figure 3. MIC2597 Fault Timing

Application Information

Thermal Shutdown and Power Dissipation

Thermal shutdown protection is employed to protect the internal power MOSFETs from damage. Whenever the junction temperature T_J of the channel in current limit exceeds 145°C the output is immediately shut off without affecting the other channel. A channel will automatically turn on again when its T_J falls below 135°C. The junction temperature is related to the internal power dissipation of the MIC2596 (MIC2597). The equation for junction temperature is:

$$\begin{split} T_J &= [(\theta_{JA} \cdot P_D) + T_A] \text{ where:} \\ T_J \text{ is the junction temperature,} \\ P_D \text{ is the total power dissipation of the part, and} \\ T_A \text{ is the ambient temperature.} \end{split}$$

 P_D is determined by adding the power dissipated by each MOSFET to the power dissipated by the internal circuitry (P_{CHIP}). The equation for P_D is thus:

$$P_{D} = P_{CHIP} + P_{FET1} + P_{FET2}$$

$$= (V_{EE} \times I_{EE}) + [(I_{1}^{2}) \times R_{DS(ON)1}] + [(I_{2}^{2}) \times R_{DS(ON)2}]$$
where I₁ and I₂ are the continuous output currents of channels 1 and 2.

For example, to compute the maximum continuous output current per channel of the TSSOP package at $V_{EE} = -48V$, $T_A = 70^{\circ}C$, and $T_{J(CONTINUOUS)} = 125^{\circ}C$:

$$\begin{split} &R_{\theta(\text{J-A})} = 90^{\circ}\text{C/W} \\ &P_{D(\text{MAX})} = (125^{\circ}\text{C} - 70^{\circ}\text{C})/(90^{\circ}\text{C/W}) = 0.611\text{W} \\ &0.611\text{W} = (-48\text{V x} - 5\text{mA}) + (2 \text{ x I}_{\text{MAX}}^2 \text{ x } 2.5\Omega) \\ &0.371\text{W} = 2 \text{ x } 2.5\Omega \text{ x I}_{\text{MAX}}^2 \\ &0.371\text{W}/(2 \text{ x } 2.5\Omega) = \text{I}_{\text{MAX}}^2 = 0.0742 \text{ A}^2 \\ &\text{I}_{\text{MAX}} = 272\text{mA} \text{ per channel} \end{split}$$

Similarly, for the TSE package, at $T_A = 85^{\circ}C$ and $T_{J(CONTINUOUS)} = 125^{\circ}C$:

$$\begin{split} &R_{\theta(J\text{-}A)} = 38^{\circ}\text{C/W} \\ &P_{D(\text{MAX})} = (125^{\circ}\text{C} - 85^{\circ}\text{C})/(38^{\circ}\text{C/W}) = 1.05\text{W} \\ &1.05\text{ W} = (-48\text{V x} - 5\text{mA}) + (2\text{ x I}_{\text{MAX}}^2\text{ x 2.5}\Omega) \\ &0.81\text{W} = 2\text{ x 2.5}\Omega\text{ x I}_{\text{MAX}}^2 \\ &0.81\text{W}/(2\text{ x 2.5}\Omega) = \text{I}_{\text{MAX}}^2 = 0.162\text{ A}^2 \\ &\text{I}_{\text{MAX}} = 402\text{mA} \text{ per channel} \end{split}$$

Note that in each case the assumption has been made that the load currents will be the same on both channels.

External Components

A small number of passive components are used for each channel of the MIC2596/MIC2597 to program such values as maximum DC output current and the short circuit "trip" interval. Calculating values for these parts is a straightforward exercise, once the nomenclature for and effect of each such part is understood. This section addresses each programmable pin by showing a sample calculation for that pin.

R_{LIMIT}

A resistor from I_{LIMIT} to V_{EE} sets the maximum DC operating current of the channel. The formula for calculating this resistance is $R_{LIMIT(NOMINAL)} = (1A\cdot2000\Omega)/I_{LIMIT}$. As an

example, if the maximum DC current from one channel of an MIC2596 was to be 0.15A, the nominal value of $R_{I,IMIT}$ for that channel would be $(1A \cdot 2000\Omega)/0.15A = 13.3k\Omega$. It is usually necessary, however, to allow for device tolerances: using a $13.3k\Omega$ resistor and the minimum Data Sheet value Current Limit Factor of (1A·1700Ω)/R_{I IMIT} could restrict the part to delivering only 127mA. Therefore, it is necessary to use $R_{LIMIT} = (1A \cdot 1700\Omega)/I_{LIMIT}$ to find R_{LIMIT} 's minimum value: $1700/0.15A = 11.3k\Omega$. This revised value should then be tested against the other extreme of the IC's Data Sheet tolerance. 11.3k Ω could program a steady-state DC current as high as $(1A.2300\Omega)/11.3k\Omega = 203mA$ maximum. The system must be designed to accommodate this maximum current, or RIIMIT can be made adjustable over the range necessary to maintain a precise 150mA DC current limit $(11.3k\Omega - 15.3k\Omega)$. In order to minimize error budget issues, the use of a 1% tolerance resistor for R_{I IMIT} is generally recommended.

C_{TIMER}

A capacitor from C_{TIMER} to V_{EE} sets the length of time for which an overcurrent fault is allowed to exist on a channel before the channel goes into shutdown. C_{TIMER} is normally pulled down to V_{EE} by a small current (1.9µA nominal). During an overcurrent condition, the pulldown current is replaced by a charging current of 72µA nominal. The output will be disabled once the voltage on C_{TIMER} becomes 1.32V greater than V_{EE} . Given these numbers, it's easy to program the time an MIC2597 will tolerate an output overload before "tripping" and shutting its output off, using the formula C_{TIMER} = $(72\mu\text{A}\cdot\text{T}_{OL}/1.32\text{V})$. For example, if it's desired to allow 50msec for the load capacitance to charge up before the MIC2597 declares a "fault," then C_{TIMER} = $(72\mu\text{A}\cdot\text{50msec}/1.32\text{V})$ = $2.7\mu\text{F}$.

For the MIC2596, there is a slight modification to the above formula, due to the MIC2596's auto-retry feature. When an overcurrent condition occurs, C_{TIMER} will (as with the MIC2597) charge at a 72µA rate towards 1.32V. Once that threshold is reached, the output will be turned off. However, instead of being latched off as with the MIC2597, it will turn on again when the voltage across C_{TIMFR} is discharged back to 0.24V by the 1.9μA internal pulldown. The first fault timeout period following power-on will therefore be $T_{OL} = (C_{TIMER} \cdot 1.32V/$ 72μ A), but the following retry intervals will be of duration T_{OL} $= [C_{TIMFR} \cdot (1.3V - 0.24V)/72\mu A] = (C_{TIMFR} \cdot 1.06V/72\mu A)$. Rearranging, we get: $C_{TIMER} = (72\mu A \cdot T_{OL}/1.06V)$. Again using 50msec as an example for the desired fault timeout, this gives $C_{TIMFR} = (72\mu A.50 \text{msec}/1.06 \text{V}) = 3.4 \mu F$. In this case, $3.3 \mu F$ would be a good choice for C_{TIMER}. The maximum voltage to which C_{TIMER} will charge is less than 2V, so a 4.7V voltage rating on the capacitor provides ample safety margin.

Note that, for the MIC2596, the ratio of C_{TIMER} charge and discharge currents are always 38:1. This means that in an overload fault condition, the part will attempt to restart the load with a duty cycle of approximately 2.5%, which is low enough to protect the IC and the system, yet high enough to prevent undue restart delays.

C_{OL}

One of the special functions of the MIC2596 family of parts is the ability to detect not only overload faults, but also undercurrent (open-load) faults. The time for which a channel's output must see a load below a minimum current level (which is a preset percentage of I_{I IMIT} - see the Data Sheet Electrical Tables) is set by C_{OI}. When an undercurrent condition is detected, COI is charged from 0V relative to VFF towards a threshold voltage of 1.32V above V_{EE} by a current of 17 μA (nominal). This gives the formula $C_{OL} = (17\mu A \cdot T_{OL} / 1.32V)$. For example, if a no-load detection period of 75msec is desired, C_{OI} is found to be $0.97\mu F$. $1\mu F$ is the closest standard value. Once the output current goes above the minimum load current, C_{OL} is discharged to V_{EE} . The maximum voltage to which C_{OI} will charge is less than 2V, so a 4.7V voltage rating on the capacitor provides ample safety margin.


It is important to note that neither the MIC2596 nor the MIC2597 will attempt an "auto-retry" upon detecting an open-load condition. If either of these parts shuts one or both of its

output off following such a condition, the affected output(s) can only be turned on again by turning the channel(s) off and then back on, or by cycling the power to the IC. If the open load detection capability is not needed for a given channel, it can be defeated by tying the C_{OI} pin for that channel to V_{FE} .


C_{GATE}


This pin is a direct connection to the gate of each channel's internal power MOSFET. Typically, it is used to connect a capacitor in the range of 1000pF to 4700pF between the MOSFET gate and $V_{\rm EE}$, to augment the noise immunity of the channel. This especially helps with regard to dv/dt appearing on the channel's output, which could otherwise couple through the drain-gate capacitance to the MOSFET's input.

As the internal MOSFET is an N-channel device in the negative leg of the channel's power path, the negative terminal of C_{GATE} should connect to $V_{\text{EE}},$ and its positive terminal to the IC's C_{GATE} pin. A voltage rating of 15V is well suited to the approximately 10V which will appear on C_{GATE} when the internal MOSFET is fully enhanced.



Package Information





20-Pin Exposed Pad TSSOP (TSE)

MIC2596/2597 Micrel MICREL INC. 1849 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL + 1 (408) 944-0800 FAX + 1 (408) 944-0970 WEB http://www.micrel.com

This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc.

© 2001 Micrel Incorporated