

Microprocessor Supervisory Circuits

Ordering Information

Device	Temperature Range	Package	Order Number	Device	Temperature Range	Package	Order Number
MP690	0°C to + 70°C -40°C to + 85°C -40°C to + 85°C -55°C to +125°C	8 Lead Plastic DIP 8 Lead Plastic DIP 8 Lead CERDIP 8 Lead CERDIP	MP690P MP690MP MP690MD RCMP690D	MP693	0°C to + 70°C 0°C to + 70°C -40°C to + 85°C -40°C to + 85°C	16 Lead Plastic DIP 16 Lead Small Outline 16 Lead Plastic DIP 16 Lead CERDIP	MP693P MP693WG MP693MP MP693MD
MP691	0°C to + 70°C 0°C to + 70°C -40°C to + 85°C -40°C to + 85°C -40°C to + 85°C -55°C to +125°C	16 Lead Plastic DIP 16 Lead Wide SO 16 Lead Plastic DIP 16 Lead CERDIP 16 Lead Wide SO 16 Lead CERDIP	MP691P MP691WG MP691MP MP691MD MP691MWG RCMP691D	MP694	-40°C to + 85°C -55°C to +125°C 0°C to + 70°C -40°C to + 85°C -40°C to + 85°C -55°C to +125°C	16 Lead Small Outline 16 Lead CERDIP 8 Lead Plastic DIP 8 Lead Plastic DIP 8 Lead CERDIP 8 Lead CERDIP	MP693MWG RCMP693D MP694P MP694MP MP694MD RCMP694D
MP692	0°C to + 70°C -40°C to + 85°C -40°C to + 85°C -55°C to +125°C	8 Lead Plastic DIP 8 Lead Plastic DIP 8 Lead CERDIP 8 Lead CERDIP	MP692P MP692MP MP692MD RCMP692D	MP695	0°C to + 70°C 0°C to + 70°C -40°C to + 85°C -40°C to + 85°C -40°C to + 85°C -55°C to +125°C	16 Lead Plastic DIP 16 Lead Small Outline 16 Lead Plastic DIP 16 Lead CERDIP 16 Lead Small Outline 16 Lead CERDIP	MP695P MP695WG MP695MP MP695MD MP695MWG RCMP695D

Features

- Precision Voltage Monitor:4.65V in MP690, MP691, MP694, and MP695
 - 4.40V in MP692 and MP693
- Power OK/Reset Time Delay 50, 200ms, or adjustable
- Watchdog Timer −100ms, 1.6 sec, or adjustable
- 1μA Standby Current
- □ Battery Backup Power Switching
- Onboard Gating of Chip Enable Signals
- Voltage Monitor for Power Fail or Low Battery Warning

Applications

- Computers
- Controllers
- Intelligent Instruments
- Automotive Systems
- Critical μP Power Monitoring

General Description

The MP690 Family of supervisory circuits reduces the complexity and number of components required for power supply monitoring and battery control functions in microprocessor systems. These include μP reset and backup-battery switchover, watchdog timer, CMOS RAM write protection, and power-failure warning. The MP690 Family significantly improves system reliability and accuracy compared to that obtainable with separate ICs or discrete components.

The MP690, MP692, and MP694 are supplied in 8-pin packages and provide four functions:

- A Reset output during power-up, power-down, and brown out conditions.
- Battery backup switching for CMOS RAM, CMOS microprocessor or other low power logic.
- A Reset pulse if the optional watchdog timer has not been toggled within a specified time.
- A 1.3V threshold detector for power fail warning, low battery detection, or to monitor a power supply other than +5V.

The MP691, MP693 and MP695 are supplied in 16-pin packages and perform all MP690/692 functions, plus:

- 1) Write protection of CMOS RAM or EEPROM.
- 2) Adjustable reset and watchdog timeout periods.
- Separate outputs for indicating a watchdog timeout, backup battery switchover, and low V_{CC}.


Absolute Maximum Ratings

Terminal Voltage (with respect to GN	D)
V _{cc}	-0.3V to 6.0V
V_{BATT}	-0.3V to 6.0V
All other Inputs (Note 1)	-0.3V to (Vout +0.5V)
Input Current	
V _{cc}	200mA
V_{BATT}	50mA
GND	20mA
Output Current	
V _{OUT} short circuit protected	
All Other Outputs	20mA
Rate-of-Rise, V _{BATT} , V _{CC}	100V/µs

Power Dissipation	
8 Pin Plastic DIP	
(Derate 5mW/°C above +70°C)	400mW
8 Pin CERDIP	
(Derate 8mW/°C above +85°C)	500m W
16 Pin Plastic DIP	
(Derate 7mW/°C above +70°C)	600mW
16 Pin Small Outline	
(Derate 7mW/°C above +70°C)	600mW
16 Pin CERDIP	
(Derate 10mW/°C above +85°C)	600m W
Storage Temperature Range	-65°C to +160°C
Lead Temperature (Soldering, 10 seconds)	300°C

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum ratings conditions for extended periods may affect device reliability.

Typical Operating Circuit



MP690 Typical Application

Electrical Characteristics

(V_{CC} = full operating range; V_{BATT} = 2.8V; T_A = 25°C, unless otherwise noted.)

(Notes 1 and 2)

Parameter	Min	Тур	Max	Unit	Conditions
BATTERY BACKUP SWITCHING					
Operating Voltage Range					
MP690, 691, 694, 695 V _{CC}	4.75		5.5		
MP690, 691, 694, 695 V _{BATT}	2.0		4.25	V	
MP692, 693 V _{CC}	4.5		5.5		
MP692, 693 V _{BATT}	2.0		4.0		
V _{OUT} Output Voltage	V _{CC} - 0.3	V _{CC} - 0.1		V	I _{OUT} = 1mA
	V _{CC} - 0.5	V _{CC} - 0.25			I _{OUT} = 50mA
V _{OUT} in Battery Backup Mode		V _{BATT} - 0.1	V _{BATT} - 0.02	V	I _{OUT} = 100μA, V _{CC} < V _{BATT} - 0.2V
Supply Current (excludes I _{OUT})		2	5	mA	I _{OUT} = 1mA
		3.5	15		I _{OUT} = 50mA
Supply Current in Battery Backup Mode		0.6	1	μΑ	$V_{CC} = 0V$, $V_{BATT} = 2.8V$
Battery Standby Current (+ = Discharge, - = Charge)	-0.1		+0.02	μΑ	$5.5V > V_{CC} > V_{BATT} + 0.2V$ $T_A = 25^{\circ}C$
(- Diomaigo, - Onaigo)	-1.0		+0.02	ĺ	T _A = Full Operating Range
Battery Switchover Threshold		70		mV	Power Up
V _{CC} - V _{BATT}		50			Power Down
Battery Switchover Hysteresis		20		mV	
BATT ON Output Voltage			0.4	V	I _{SINK} = 3.2mA
BATT ON Output Short		25		mA	BATT ON = V _{OUT}
Circuit Current	0.5	1	25	μА	BATT ON = 0V

RESET AND WATCHDOG TIMER

Reset Voltage Threshold	4.5	4.65	4.75	V	T _A = Full Operating Range MP690, 691, 694, 695
	4.25	4.4	4.5		MP692, 693
Reset Threshold Hysteresis		40		mV	
Reset Timeout Delay					
MP690/691/692/693	35	50	70	ms	Figure 6. OSC SEL High, V _{CC} = 5V
MP694/695	140	200	280	7	Figure 6. OSC SEL High, V _{CC} = 5V
Watchdog Timeout Period,	1.0	1.6	2.25	sec	Long Period, V _{CC} = 5V
Internal Oscillator	70	100	140	ms	Short Period, V _{CC} = 5V
Watchdog Timeout Period,	3840		4097	Clock	Long Period
External Clock	768		1025	Cycles	Short Period
Minimum WDI Input Pulse Width	200			ns	$V_{IL} = 0.4, V_{IH} = 3.5V$
RESET and LOW LINE Output Voltage			0.4	V	I _{SINK} = 1.6mA, V _{CC} = 4.25V
TEGET and EGVV EINE Output Voltage	3.5			\	$I_{SOURCE} = 1\mu A, V_{CC} = 5V$
RESET and WDO Output Voltage			0.4	V	I _{SINK} = 1.6μA
	3.5				$I_{SOURCE} = 1\mu A, V_{CC} = 5V$
Output Short Circuit Current	1	3	25	μА	RESET, RESET, WDO, LOWLINE
WDI Input Threshold					
Logic Low	~		0.8	_ v	$V_{CC} = 5V^2$
Logic High	3.5				
WDI Input current		20	50	μА	WDI = V _{OUT}
	-50	-15		μА	WDI = 0V

Electrical Characteristics (continued)

(V_{CC} = full operating range; V_{BATT} = 2.8V; T_A = 25°C, unless otherwise noted.)

(Notes 1 and 2)

Parameter	Min	Тур	Max	Unit	Conditions
POWER FAIL DETECTOR					
PFI Input Threshold	1.2	1.3	1.4	V	V _{CC} = 5V, T _A = Full
PFI Input Current		±0.01	±25	nA	0 To V _{CC} - 0.7V
PFO Output Voltage			0.4	V	I _{SINK} = 3.2mA
	3.5				I _{SOURCE} = 1μA
PFO Short Circuit Source Current	1	3	25	μА	PFI = 0V, PFO = 0V
CHIP ENABLE GATING					
CE IN Thresholds			0.8	V	V _{IL}
	3.0				V _{IH}
CE IN Pullup Current		3		μΑ	
			0.4		I _{SINK} = 3.2mA
CE OUT Output Voltage	V _{out} -1.5			V	I _{SOURCE} = 3.0mA
	V _{out} -0.05				$I_{SOURCE} = 1\mu A, V_{CC} = 0V$
CE Propagation Delay		50	200	ns	V _{CC} = 5V
OSCILLATOR					
OSC IN Input Current		±2		μ A	
OSC SEL Input Pullup Current		5		μА	
OSC IN Frequency Range	0		250	kHz	OSC SEL = 0V
OSC IN Frequency with External Capacitor		4		kHz	OSC SEL = 0V, C _{OSC} = 47pF

Notes:

- 1. The input voltage limits on PFI and WDI may be exceeded provided the input current is limited to less than 10mA.
- WDI is guaranteed to be in the mid-level (inactive) state if WDI is floating and V_{CC} is in the operating voltage range. WDI is internally biased to 38% of V_{CC} with an impedance of approximately 125 kilohms.

Pin Description

Name		Pin	Function			
	MP690/692/694	MP691/693/695				
V _{cc}	2	3	The +5V input.			
V _{BATT}	8	1	Backup battery input. Connect to Ground if a backup battery is not used.			
V _{OUT}	1	2	The higher of V_{CC} or V_{BATT} is internally switched to V_{OUT} . Connect V_{OUT} to V_{CC} i V_{OUT} and V_{BATT} are not used.			
GND	3	4	0V ground reference for all signals.			
RESET	7	15	RESET goes low whenever $V_{\rm CC}$ falls below either the reset voltage threshold of the $V_{\rm BATT}$ input voltage. The reset threshold is typically 4.65V for the MP690/691/694/695, and 4.4V for the MP692 and MP693. RESET remains low for 50ms after $V_{\rm CC}$ returns to 5V (except 200ms in MP694/695). RESET also goes low for 50ms if the Watchdog Timer is enabled but not serviced within its timeout period. The RESET pulse width can be adjusted as shown in Table 1.			
WDI	6	11	The watchdog input, WDI, is a three level input. If WDI remains either high or low for longer than the watchdog timeout period, RESET pulses low and WDO goes low. The Watchdog Timer is disabled when WDI is left floating or is driven to mid supply. The timer resets with each transition at the Watchdog Timer Input.			
PFI	4	9	PFI is the non-inverting input to the Power Fail Comparator. When PFI is less than 1.3V, PFO goes low. Connect PFI to GND when not used. See Figure 1.			
PFO	5	10	\overline{PFO} is the output of the Power Fail Comparator. It goes low when PFI is less that 1.3V. The comparator is turned off and \overline{PFO} goes low when V_{CC} is below V_{BATT}			
CE IN		13	The input to the $\overline{\text{CE}}$ gating circuit. Connect to GND or V_{OUT} if not used.			
CE OUT		12	$\overline{\text{CE}}$ OUT goes low only when $\overline{\text{CE}}$ IN is low and V_{CC} is above the reset threshold (4.65V for MP691and MP695, 4.4V for MP693). See Figure 6.			
BATT ON		5	BATT ON goes high when V_{OUT} is internally switched to the V_{BATT} input. It goes low when V_{OUT} is internally switched to V_{CC} . The output typically sinks 7mA and cardirectly drive the base of an external PNP transistor to increase the output current above the 100mA rating of V_{OUT} .			
LOW LINE		6				
RESET		16	RESET is an active high output. It is the inverse of RESET.			
OSC SEL		8	When OSC SEL is unconnected or driven high, the internal oscillator sets the rese time delay and watchdog timeout period. When OSC SEL is low, the external oscillator input, OSC IN, is enabled. OSC SEL has a 3μA internal pullup. See Table 1.			
OSC IN		7	OSC IN sets the Reset delay timing and Watchdog timeout period when OSC SEI floats or is driven low. The timing can also be adjusted by connecting an externa capacitor to this pin. See Figure 8. When OSC SEL is high, OSC IN selects between fast and slow Watchdog timeout periods.			
WDO		14	The Watchdog Output, WDO, goes low if WDI remains either high or low for longe than the Watchdog timeout period. WDO is set high by the next transition at WDI if WDI is unconnected or at mid-supply, WDO remains high. WDO also goes high when LOW LINE goes low.			

Typical Applications MP691, MP693 and MP695

A typical connection for the MP 691/693/695 is shown in Figure 1. CMOS RAM is powered from $V_{\text{OUT}}.V_{\text{OUT}}$ is internally connected to V_{CC} when 5V power is present, or to V_{BATT} when V_{CC} is less than the battery voltage. V_{OUT} can supply 100mA from V_{CC} , but if more current is required, an external PNP transistor can be added. When V_{CC} is higher than V_{BATT} , the BATT ON output goes low, providing 7mA of base drive for the external transistor. When V_{CC} is lower than V_{BATT} , an internal 500Ω MOSFET connects the backup battery to V_{OUT} . The quiescent current in the battery backup mode is $1\mu\text{A}$ maximum when V_{CC} is between 0V and V_{RATT} -700mV.

Reset Output

A voltage detector monitors V_{CC} and generates a RESET output to hold the microprocessor's RESET line low when V_{CC} is below 4.65V (4.4V for MP693). An internal monostable holds RESET low for 50ms* after V_{CC} rises above 4.65V (4.4V for MP693). This prevents repeated toggling of RESET even if the 5V power drops out and recovers with each power line cycle.

The crystal oscillator normally used to generate the clock for microprocessors takes several milliseconds to start. Since most microprocessors need several clock cycles to reset, RESET must be held low until the microprocessor clock oscillator has started. The MP690 Family power-up RESET pulse lasts 50ms* to allow for this oscillator start-up time. The manual reset switch and the 0.1µF

Power Fail Detector

The MP691/693/695 issues a non-maskable interrupt (NMI) to the microprocessor when a power failure occurs. The +5V power line is monitored via two external resistors connected to the Power Fail Input (PFi). When the voltage at PFI falls below 1.3V, the Power Fail Output (PFO) drives the processor's NMI input low. If a Power Fail threshold of 4.8V is chosen, the microprocessor will have the time when $V_{\rm CC}$ falls from 4.8V to 4.65V to save data into RAM. An earlier power fail warning can be generated if the unregulated DCinput of the 5V regulator is available for monitoring.

RAM Write Protection

The MP691/693/695 \overline{CE} OUT line drives the \overline{Chip} Select inputs of the CMOS RAM, \overline{CE} OUT follows \overline{CE} IN as long as V_{CC} is above the 4.65V (4.4V for MP693) reset threshold. If V_{CC} falls below the reset threshold, \overline{CE} OUT goes high, independent of the logic level at \overline{CE} IN. This prevents the microprocessor from writing erroneous data into RAM during power-up, power-down, brownouts, and momentary power interruptions. The LOW LINE output goes low when V_{CC} falls below 4.65V (4.4V for MP693).




Figure 1. MP691/693/695 Typical Application

capacitor connected to the reset bus can be omitted if manual reset is not needed. An inverted, active high, RESET output is also supplied.

^{* 200}ms for MP695

12

Watchdog Timer

The microprocessor drives the WATCHDOG INPUT (WDI) with an I/O line. When OSC IN and OSC SEL are unconnected, the microprocessor must toggle the WDI pin once every 1.6 seconds to verify proper software execution. If a hardware or software failure occurs such that WDI is not toggled, the MP691/693 will issue a 50ms* RESET pulse after 1.6 seconds. This typically restarts the microprocessor's power-up routine. A new RESET pulse is issued every 1.6 seconds until WDI is again strobed.

The WATCHDOG OUTPUT (\$\overline{WDO}\$) goes low if the watchdog timer is not serviced within its timeout period. Once \$\overline{WDO}\$ goes low, it remains low until a transition occurs at WDI. The watchdog timer feature can be disabled by leaving WDI unconnected. OSC IN and OSC SEL also allow other watchdog timing options, as shown in Table 1 and Figure 8.

MP690, MP692 and MP694

The 8-pin MP690, MP692 and MP694 have most of the features of

the MP691, MP693 and MP695. Figure 2 shows the MP690/692/694 in a typical application. Operation is much the same as with the MP691/693/695 (Figure 1) but in this case the Power Fail Input (PFI) monitors the unregulated input to the 7805 regulator. The MP690/694 $\overline{\text{RESET}}$ output goes low when V_{CC} falls below 4.65V. The $\overline{\text{RESET}}$ output of the MP692 goes low when V_{CC} drops below 4.4V

The current consumption of the battery-backed-up power bus must be less than 100mA. The MP690/692/694 does not have a BATT ON output to drive an external transistor. The MP690/692/694 also does not include chip enable gating circuitry that is available on the MP691/693/695. In many systems though, CE gating is not needed since a low input to the microprocessor RESET line prevents the processor from writing to RAM during power-up and power-down transients.

The MP690/692/694 watchdog timer has a fixed 1.6 second timeout period. If WDI remains either low or high for more than 1.6 seconds, a RESET pulse is sent to the microprocessor. The watchdog timer is disabled if WDI is left floating.




Figure 2. MP690/692/694 Typical Application

Detailed Description

Battery-Switchover and $V_{\rm out}$

The battery switchover circuit compares $V_{\rm CC}$ to the $V_{\rm BATT}$ input, and connects $V_{\rm OUT}$ to whichever is higher. Switchover occurs when $V_{\rm CC}$ is 50mV greater than $V_{\rm BATT}$ as $V_{\rm CC}$ falls, and when $V_{\rm CC}$ is 70mV more than $V_{\rm BATT}$ as $V_{\rm CC}$ rises (see Figure 4). The switchover comparator has 20mV of hysteresis to prevent repeated, rapid switching if $V_{\rm CC}$ falls very slowly or remains nearly equal to the battery voltage.

When V_{CC} is higher than V_{BATT} , V_{CC} is internally switched to V_{OUT} via a low saturation PNP transistor. V_{OUT} has 100mA output current capability and thermal shutdown short circuit protection. Use an external PNP pass transistor in parallel with the internal transistor if the output current requirement at V_{OUT} exceeds 100mA or if a lower V_{CC} - V_{OUT} voltage differential is desired. The BATT ON output (MP691/693/695 only) can directly drive the base of the external transistor.

It should be noted that the MP690/691/692/693/694/695 need only supply the average current drawn by the CMOS RAM if there is adequate filtering. Many RAM data sheets specify a 75mA maxi-

mum supply current, but this peak current spike lasts only 100ns. A 0.1 μF bypass capacitor at V_{OUT} supplies the high instantaneous current, while V_{OUT} need only supply the average load current, which is much less. A capacitance of $0.1 \mu F$ or greater must be connected to the V_{OUT} terminal to ensure stability.

A 500 ohm MOSFET connects the V_{BATT} input to V_{OUT} during battery backup. This MOSFET has very low input-to-output differential (dropout voltage) at the low current levels required for battery backup of CMOS RAM or other low power CMOS circuitry. When V_{CC} equals V_{BATT} , the supply current is typically $12\mu A$. When V_{CC} is between 0V and $(V_{BATT}$ -700mV), the typical supply current is only 600nA typical, $1\mu A$ maximum.

The MP690/691/694/695 operates with battery voltages from 2.0V to 4.25V while the MP692/693 operates with battery voltages from 2.0V to 4.0V. High value capacitors, either standard electrolytic or the farad-size double layer capacitors, can also be used for short-term memory backup. The charging resistor for both capaci-

tors and rechargeable batteries should be connected to V_{OUT} since this eliminates the discharge path that exists if the resistor is connected to V_{CC} .

A small charging current of typically 10nA (5 μ A max) flows out of the V_{BATT} terminal. This current varies with the amount of current that is drawn from V_{OUT} but its polarity is such that the backup battery is always slightly charged and is never discharged while V_{CC} is in its operating voltage range. This extends the shelf life of the backup battery by compensating for its self-discharging current. Also note that this current poses no problem when lithium batteries are used for backup since the maximum charging current (5 μ A) is safe for even the smallest lithium cells.

If the battery-switchover section is not used, connect V_{BATT} to GND and connect V_{OUT} to V_{CC} . Table 2 shows the status of the input and output in the low power battery backup mode.

Reset Output

RESET is an active low output which goes low whenever V_{CC} falls below 4.5V (MP690/691/694/695) or 4.25V (MP692/693). It will remain low until V_{CC} rises above 4.75V (MP 690/691/694/695) or 4.5V (MP692/693) for 50 milliseconds.* (See Figures 5 and 6.)

The guaranteed minimum and maximum thresholds of the MP 690/691/694/695 are 4.5V and 4.75V, while the guaranteed thresholds of the MP692/693 are 4.25V and 4.5V. The MP690/691/694/695 is compatible with 5V supplies with a +10%, -5% tolerance while the MP692/693 is compatible with 5V $\pm 10\%$ supplies. The reset threshold comparator has approximately 50mV of hysteresis, with a nominal threshold of 4.65V in the MP690/691/694/695, and 4.4V in the MP692/693.

RESET also goes low if the Watchdog Timer is enabled and WDI remains either high or low longer than the watchdog timeout period. RESET has an internal 3μA pullup and can either connect to an open collector Reset bus or directly drive a CMOS gate without an external pullup resistor.

CE Gating and RAM Write Protection

The MP691, MP693 and MP695 use two pins to control the $\overline{\text{Chip}}$ $\overline{\text{Enable}}$ or Write inputs of CMOS RAMs. When V_{CC} is +5V, $\overline{\text{CE}}$ OUT is a buffered replica of $\overline{\text{CE}}$ IN, with a 50ns propagation delay. If V_{CC} input falls below 4.65V (4.5V min, 4.75V max), an internal gate forces $\overline{\text{CE}}$ OUT high, independent of $\overline{\text{CE}}$ IN. The MP693 $\overline{\text{CE}}$ OUT goes high whenever V_{CC} is below 4.4V (4.25V min, 4.5V max). The $\overline{\text{CE}}$ output of both devices is also forced high when V_{CC} is less than V_{BATT} . (See Figure 5.)

 $\overline{\text{CE}}$ OUT typically drives the $\overline{\text{CE}}$, $\overline{\text{CS}}$, or $\overline{\text{Write}}$ input of battery backed up CMOS RAM. This ensures the integrity of the data in memory by preventing write operations when V_{CC} is at an invalid level. Similar protection of EEPROMs can be achieved by using the $\overline{\text{CE}}$ OUT to drive the Store or Write inputs of an EEPROM, EAROM, or NOVRAM.

If the 50ns typical propagation delay of \overline{CE} OUT is too long, connect \overline{CE} IN to GND and use the resulting \overline{CE} OUT to control a high speed external logic gate. A second alternative is to AND the \overline{LOW} LINE output with the \overline{CE} or \overline{WR} signal. An external logic gate and the \overline{RESET} output of the MAX690/692/964 can also be used for CMOS RAM write protection.

^{* 200}ms for MP694 and MP695




Figure 3. MP 691/693/695 Block Diagram

The response time of the reset voltage comparator is about 100µs. VCC should be bypassed to ensure that glitches do not activate the RESET output.




Figure 4. Battery-Switchover Block Diagram





Figure 5. Reset Block Diagram



*200ms for MP694 and MP695

Figure 6. Reset Timing

1.3V Comparator and Power Fail Warning

The Power Fail Input (PFI) is compared to an internal 1.3V reference. The Power Fail Output (\overline{PFO}) goes low when the voltage at PFI is less than 1.3V. Typically PFI is driven by an external voltage divider which senses either the unregulated DC input to the system's 5V regulator or the regulated 5V output. The voltage divider ratio can be chosen such that the voltage at PFI falls below 1.3V several milliseconds before the +5V supply falls below 4.75V. \overline{PFO} is normally used to interrupt the microprocessor so that data can be stored in RAM before V_{CC} falls below 4.75V and the \overline{RESET} output goes low (4.5V for MP692/693).

The Power Fail Detector can also monitor the backup battery to warn of a low battery condition. To conserve battery power, the Power Fail Detector comparator is turned off and $\overline{\text{PFO}}$ is forced low when V_{CC} is lower than the V_{BATT} input voltage.

Watchdog Timer and Oscillator

The watchdog circuit monitors the activity of the microprocessor. If the microprocessor does not toggle the Watchdog Input (WDI) within the selected timeout period, a 50 millisecond RESET pulse is generated. Since many systems cannot service the watchdog timer immediately after a reset, the MP691/693/695 has a longer timeout period after a reset is issued. The normal timeout period becomes effective following the first transition of WDI after RESET

has gone high. The watchdog timer is restarted at the end of Reset, whether the Reset was caused by lack of activity on WDI or by $V_{\rm CC}$ falling below the reset threshold. If WDI remains either high or low, reset pulses will be issued every 1.6 seconds. The watchdog monitor can be deactivated by floating the Watchdog Input (WDI).

The Watchdog Output (\overline{WDO} , MP691/693/695 only) goes low if the watchdog timer "times out", and it remains low until set high by the next transition on the watchdog input. \overline{WDO} is also set high when V_{CC} goes below the reset threshold.

The watchdog timeout period is fixed at 1.6 seconds and the reset pulse width is fixed at 50ms* on the 8-pin MP690, MP692 and MP694. The MP691, MP693 and MP695 allow these times to be adjusted per Table 1. Figure 8 shows various oscillator configurations.

The internal oscillator is enabled when OSC SEL is high or floating. In this mode, OSC IN selects between the 1.6 second and 100ms watchdog timeout periods. In either case, immediately after a reset, the timeout period is 1.6 seconds. This gives the microprocessor time to reinitialize the system. If OSC IN is low, then the 100ms watchdog period becomes effective after the first transition of WDI. The software should be written such that the I/O port driving WDI is left in its power-up reset state until the initialization routines are completed and the microprocessor is able to toggle WDI at the minimum watchdog timeout period to 70ms.

^{* 200}ms for MP694 and MP695




Figure 7. Watchdog Timer Block Diagram




Figure 8. Oscillator Circuits

Table 1. MP691, MP693 and MP695 Reset Pulse Width and Watchdog Timeout Selections

		Watchdog 1	Timeout Period	Reset		
OSC SEL	OSC IN	Normal	Immediately After Reset	Timeout Period MP691/693 MP695		
Low	External Clock Input	1024 clks	4096 clks	512 clks	2048 clks	
Low	External Capacitor	$\frac{400\text{ms}}{47\text{pF}}$ x C	1.6 sec 47pF x C	200ms 47pF × C	800ms x C	
High/Floating	Low	100ms	1.6 sec	50ms	200ms	
High/Floating	High / Floating	1.6 sec	1.6 sec	50ms	200ms	

Notes:

- 1. The MP690 watchdog timeout period is fixed at 1.6 seconds nominal; the MP690 Reset pulse width is fixed at 50ms nominal
- When the MP691 OSC SEL pin is low, OSC IN can be driven by an external clock signal or an external capacitor can be connected between OSC IN and GND. The nominal internal oscillator frequency is 10.24kHz.

 The nominal oscillator frequency with external capacitor is

 Fosc = 184,000
- 3. See Electrical Characteristics Table for minimum and maximum timing values.

Application Hints

Other Uses of the Power Fail Detector

In Figure 9, the Power Fail Detector is used to initiate a system reset when V_{CC} falls to 4.85V. Since the threshold of the Power Fail Detector is not as accurate as the onboard Reset voltage detector, a trimpot must be used to adjust the voltage detection threshold. Both the PFO and $\overline{\text{RESET}}$ outputs have high sink current capabilish and only 10 μ A of source current drive. This allows the two outputs to be connected directly to each other in a "wired or" fashion.

The overvoltage detector circuit in Figure 10 resets the microprocessor whenever the nominal 5V V_{CC} is above 5.5V. The battery monitor circuit (Figure 11) shows the status of the memory backup battery. If desired, the \overline{CE} OUT can be used to apply a test load to the battery. Since \overline{CE} OUT is forced high during the battery backup mode, the test load will not be applied to the battery while it is in use, even if the microprocessor is not powered.

Adding Hysteresis to the Power Fail Comparator

Since the power fail comparator circuit is non-inverting, hysteresis can be added by connecting a resistor between the PFO output and

+5V Vcc 29.4kΩ ΤομΡ Reset MP690 Reset MP691 Input MP692 2kΩ PFO MP693 MP694 MP695 10kΩ GND

Figure 9. Externally Adjustable V_{CC} Reset Threshold

the PFI input as shown in Figure 12. When PFO is low, resistor R3 sinks current from the summing junction at the PFI pin. When PFO is high, the series combination of R3 and R4 source current into the PFI summing junction.

Alternate Watchdog Input Drive Circuits

The Watchdog feature can be enabled and disabled under program control by driving WDI with a 3-state buffer (Figure 13). The drawback to this circuit is that a software fault may erroneously 3-state the buffer, thereby preventing the MP690 from detecting that the microprocessor is no longer working. In most cases, a better method is to extend the watchdog period rather than disabling the watchdog. See Figure 14. When the control input is high, the OSC SEL pin is low and the watchdog timeout is set by the external capacitor. A $0.01\mu F$ capacitor sets a watchdog timeout delay of 100 seconds. When the control input is low, the OSC SEL pin is driven high, selecting the internal oscillator. The 100 ms or the 1.6 sec period is chosen, depending on which diode in Figure 14 is used.





Figure 10. Reset on Overvoltage or Undervoltage






Figure 11. Backup Battery Monitor with Optional Test Load

Figure 12. Adding Hysteresis to the Power Fail Voltage Comparator




Figure 13. Disabling the Watchdog Under Program Control






Figure 14. Selecting Internal or External Watchdog Timeout

Table 2. Input and Output Status In Battery Backup Mode


V _{BATT} , V _{OUT}	V _{BATT} is connected to V _{OUT} via internal MOSFET.
RESET	Logic low.
RESET	Logic high. The open circuit output voltage is equal to V _{OUT} .
LOW LINE	Logic low.
BATT ON	Logic high.
WDI	WDI is internally disconnected from its internal pullup and does not source or sink current as long as its input voltage is between GND and V _{OUT} . The input voltage does not affect supply current.
WDO	Logic high.
PFI	The Power Fail Comparator is turned off and the Power Fail Input voltage has no effect on the Power Fail Output.
PFO	Logic low.
CE IN	CE IN is internally disconnected from its internal pullup and does not source or sink current as long as its input voltage is between GND and V _{OUT} . The input voltage does not affect supply current.
CE OUT	Logic high.
OSC IN	OSC IN is ignored.
OSC SEL	OSC SEL is ignored.
V _{cc}	Approximately 12 μ A is drawn from the V _{BATT} input when V _{CC} is between V _{BATT} + 100mV and V _{BATT} - 700mV. The supply current is 1 μ A maximum when V _{CC} is less than V _{BATT} - 700mV.

Package Information






16 Lead Small Outline, Wide (WG) $\theta_{jc} = 105\,^{\circ} \, \text{C/W} \\ \theta_{jc} = 60\,^{\circ} \, \text{C/W}$



16 Lead Plastic DIP (P) $\theta_{ja} = 100^{\circ} \text{C/W}$ $\theta_{jc} = 60^{\circ} \text{C/W}$



Pin Configuration

GND

PFI [4

2

3




8-pin DIP



6 WDI

MP691, MP693 and MP695



top view 16-pin DIP