# H3108A

## 1024 x 8 CMOS EEPROM



#### MICROELECTRONICS CENTER

#### DESCRIPTION

Hughes H3108A is a CMOS Electrically Erasable Programmable ROM (EEPROM) organized 1024 x 8. It is an improved version of the H3108, featuring both lower power dissipation and latched data and addresses during programming. Also, Chip Select (CS) now provides for significantly reduced power to unselected devices in the Program Mode.

Data modification is accomplished by first raising the power voltage, VDD, to + Vpp and selecting the device with CS high (+5V). Then, erasing or writing is controlled with T²L level signals to appropriate control inputs  $\overline{OE}$  (Erase) and  $\overline{CE}$  (Write).

All read operations are performed with  $V_{DD}$  at 5 volts. With CS at a high level, the falling edge of the Chip Enable signal  $\langle \overline{CE} \rangle$  latches a valid address input and initiates the accessing of data. The information is enabled on the bus when Output Enable  $\langle \overline{OE} \rangle$  is a low level.

The Chip Select (CS) input for this device is functional in all modes, allowing for chip selection in the Read, Erase, or Write modes independent of OE and CE inputs.

Hughes H3108A is available in a 24 lead dual-in-line ceramic package (D suffix), plastic package (P suffix), or leadless chip carrier (L suffix). Devices in chip form (H suffix) are available on request. Commercial (HC3108A), Industrial (HI3108A), and Military (HB3108A) versions are available.


#### **FEATURES**

## PIN CONFIGURATIONS

- 1K x 8 CMOS E<sup>2</sup>PROM
- · T2L Level Chip Erase/Byte Write Controls
- 1 ms Erase/Write times
- 10,000 Erase/Write cycles (Endurance)<sup>3</sup>
- 10 year Data Retention4
- · Latched Data & Addresses in Program Mode
- · 3-line Control Architecture
- 10 μW Typical Quiescent Power Dissipation
- JEDEC Approved 24 pin DIP

#### Duai-In-Line Package Leadless Chip Carrier 23 3 A 8 **□** A 9 21 cs 🗀 Œ 5 20 ⊐ õĒ □ NC \* CE <u>\_</u> 1/07 я Α0 □ I/O<sub>6</sub> I/C 1/05 #O1 E J 1/O4 1/O 2 E GND 1 □ I/O 3 GND 02 O3 Ó, \*No connection to this pin

#### **BLOCK DIAGRAM**



#### **ABSOLUTE MAXIMUM RATINGS**

DC Supply Voltage Range . . . . . - 0.3 to + 18 Volts (All voltage referenced to GND terminal)

Input Voltage Range . . . . . . V<sub>SS</sub> -0.3V to V<sub>DD</sub> + 0.3V Storage Temperature Range . . . . - 65 °C to + 150 °C

NOTE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Erase/Write functions above 17 V Vpg will adversely affect endurance?

#### RECOMMENDED OPERATING CONDITIONS

		Parad Wode :	Write or Brake Model
V <sub>DD</sub> Supply Voltage		5 ± 1 Volts	16 ± 1 Volts
Temperature Range	Plastic Package	-40°C to +85°C	- 40 °C to +85 °C
	Ceramic Package	-55°C to +125°C	- 55 °C to +125 °C

#### DC OPERATING CHARACTERISTICS

Read: VDD = 6 Unless Otherwise Specified

i Sintan					eric)			i i da k Litara		
IDDS	V <sub>DD</sub> Standby Current	-	2	100	_	100	_	200	μА	CE = OE = 6 V, CS = 0
IDDA	V <sub>DD</sub> Active Current'	-	2	100	_	100	_	200	μΑ	CE = OE = 0. CS = 6 V
VOL	Output Low Voltage	-	0.25	0.45	_	0.45	_	0.45	V	V <sub>DD</sub> = 4.75 V, I <sub>O</sub> = 2.1mA
Vон	Output High Voltage	2.4	4.5	-	2.4	_	2.4	_	v	V <sub>DD</sub> = 4.75V, I <sub>O</sub>   = -400μA
VIL	Input Low Voltage	-	_	0.8	_	0.76	-	0.76	٧	V <sub>DD</sub> = 4.75 V
ViH	Input High Voltage	3.08	_	-	3.18	-	3.18	-	v	V <sub>DD</sub> = 5.25 V
ILI	Input Leakage Current	1 -	±1	±5	_	± 10	_	± 10	μА	V <sub>IN</sub> = 0 or V <sub>DD</sub>
lo	Output Leakage Current	Τ-	±1	±5.	_	± 10	_	± 10	μΑ	Vo = 0 or V <sub>DD</sub>

### Erase or Write: VDD= 17 V Unless Otherwise Specified

			+25 T		-40°C)	+esrc	- 55°C	10 + 125 °C		
IDPP	V <sub>DD</sub> Program Current	-	1	3		5	_	. 5	mA	CS = 0 V
IDPP	V <sub>DD</sub> Program Current	<b> </b>	2.5	5	_	7	_	7	mA	CS = 5 V
VIL	Input Low Voltage	_	_	0.8	_	0.76	_	0.76	v	_
V <sub>iH</sub>	Input High Voltage	3.08	-	-	3.18	_	3.18		v	_
ILI	Input Leakage Current	-	±1	±5	_	± 10	_	± 10	μΑ	VIN = 0 or VDD
<sup>1</sup> LO	Output Leakage Current	-	±1	±5	_	± 10	-	± 10	μА	V <sub>O</sub> = 0 or V <sub>DD</sub>

## Notes:

- 1. This parameter is only sampled and is not 100% tested.
- 2. Erase and Write time is a function of + Vpp. See characteristic curve.
- 3. Endurance is the maximum number of erase/write cycles per byte.
- 4. Retention is the amount of time the data is retained in memory without power being supplied.

# **AC OPERATING CHARACTERISTICS**

Read: VDD = 5 V ±5% Unless Otherwise Specified

<sup>t</sup> ASU	Address Set Up Time	350	-	ind water	500		500	-	ns	CS = VH
tAH	Address Hold Time	150	50	_	200	_	200		ns	CS = VH
tACE	Access Time from CE	T	500	700		925	-	925	ns	CS = VH, OE = VL
tOE	Output Enable Time	1 –	200	325	_	475	_	475	ns	CS = VH, OE = VL
tACS	Access Time from CS	-	_	500	-	700	-	700	ns	
<sup>t</sup> DOE	Time Disable to OE	l –	T	525	_	650		650	ns	CE = VL, CS = VH
†DCE	Time Disable to CE			525		650		650	ns	OE = VL, CS = VH
tDCS	Time Disable to CS	†		600		750		750	ns	OE = VL, CE = VL
<sup>1</sup> CEH	CE High Time	1.1	0.5	-	1.4	_	1.4	_	μS	_
<sup>1</sup> DYN	V <sub>DD</sub> Dynamic Current	†	0.5	1.0	_	1.2	-	1.2	mA	f = 100 KHz

Read Test Conditions
Output Load:  $C_L = 50$ pF
Input Levels:  $V_H = 3.18$  Volts,  $V_L = 0.45$  Volts

Timing Measurement Reference Levels: Input = Output = 50%

Erase and Write, VDD = 16V Unless Otherwise Specified


السامة					- 41 %	HETE LUIS	- (a t)			
1VPS	Program Set Up Time'	5	A section	BOTT INDINA	5	· Wishishoo Mili	5	1 (540) to 6 (source) (1879) 	μS	——————————————————————————————————————
1EP	Erase Pulse Width <sup>2</sup>	1	_	10	1	10	1	10	ms	CS = VH, CE = VH
IWP	Write Pulse Width <sup>2</sup>	1	_	10	1	10	1	10	ms	CS = VH, OE = VH
¹DS	Data Set Up Time'	200	-	-	260	-	260	-	ns	CS = VH, OE = VH
¹DH	Data Hold Time	750	l –	_	900	_	1000	T -	ns	CS = VH, OE = VH
IASP	Address Set Up Time'	350	T	-	450		500	_	ns	CS = VH
1 <sub>AHP</sub>	Address Hold Time	200		_	260	_	260	_	ns	CS = VH
1CSP	CS Set Up Time Program	500	† <del></del>	_	625		700		ns	

**Programming Test Conditions** 


Input Levels: V<sub>H</sub> = 3.18 Volts, V<sub>L</sub> = 0.45 Volts

Timing Measurement Reference Levels: Input = Output = 50%


## **PROGRAM TIME VS. SUPPLY VOLTAGE**



# READ



# CHIP ERASE / BYTE WRITE



#### **OPERATING MODES**

The H3108A has three modes of operation: Read, Chip Erase and Byte Write, all enabled when the chip is selected (CS = high). In the Read Mode the H3108A functions as a normal CMOS ROM. When the power input (VDD) is raised to +Vpp the Erase or Write Mode is enabled. In the Erase Mode, all bytes are reset to a logic low (GND). In the Write Mode, bits of the addressed byte may be programmed to a logic high. An Erase Operation is required before re-writing over previously Programmed data. Detailed procedures for each mode follow:

**READ MODE:** The circuit reads addresses on the falling edge of  $\overline{CE}$  and latches the accessed data until  $\overline{CE}$  goes high again. The latched data will appear at the outputs whenever  $\overline{CE}$  is low,  $\overline{CS}$  is high, and  $\overline{OE}$  is low.

**ERASE MODE:** A Chip Erase (all 0's in memory) is accomplished by setting  $\overline{CE}$  and  $\overline{OE}$  high, raising the positive supply to + Vpp and then pulsing  $\overline{OE}$  low. When the circuit internally senses the +Vpp voltage, it floats the outputs preventing + Vpp level signals from appearing on the data I/O bus.

WRITE MODE: A Write consists of programming 1's into bits that contain a 0. A byte is written by setting CE and OE high, raising the positive supply to +Vpp, and pulsing CE low. The address and data lines must be valid when CE falls. Data and addresses are latched while CE is low. A Write operation can follow an Erase while holding +Vpp at +Vpp, and several or all the bytes can be programmed with +Vpp held at +Vpp.

#### SUMMARY OF OPERATING MODES

Logic 1 = High, Logic 0 = Low, X = Do not care

STATE	Œ	CS .	OE	Yoq	vo.eus :
Standby (unselected)*	Х	0	×	+5 or + Vpp	Floating
Standby (selected)*	1	1	1	+5 or + V <sub>PP</sub>	Floating
Standby (selected)	1	1	0	+5	Floating
Read	0	·	1	+5	Floating
Read	0	1	0	+ 5	Data Output
Erase	1	1	0	+ V <sub>PP</sub>	Floating
Write	0	1	1	+V <sub>PP</sub>	Data Input
Prohibited State	0	1	0	+ V <sub>PP</sub>	Data Input

<sup>\*</sup> Recommended modes for VDD transition to and from + Vpp . VDD should not fall below input levels during transition.

#### PIN DESCRIPTIONS

A 0 · A 9: Address inputs which select one of 1024 bytes of memory for either Read or Program. The addresses need to be valid during the falling edge of CE.

I/O<sub>0</sub> - I/O<sub>7</sub>: Bidirectional three-state data lines that are Data outputs during a Read operation and Data inputs during a Write operation.

GND: Negative supply terminal and V = 0 reference.

Vpp: Positive supply terminal. It is raised to + Vpp for Erase and Write operations.

CS: Chip Select. A Logic Low disables all control inputs in all modes.

**ŌE:** Output Enable. A Logic High disables the Data Output Drivers in normal operation. If V<sub>DD</sub> = +VPP, a Logic Low causes a chip erase. This input is active only when CS is high.

**CE:** Chip Enable. A Logic Low at this input latches the input address during a Read operation and latches both addresses and data inputs during a Write operation. For the Read operation, accessed data is latched and valid as long as CE is held at a Logic Low. If VDD = + VPP, a Logic Low causes a byte Write operation. This input is active only when CS is high.