

Data Sheet

#### **FEATURES:**

- Organized as 256K x8 ROM + 32K x8 SRAM
- ROM/RAM combo on a monolithic chip
- Equavalent ComboMemory (Flash + SRAM): product for code development and pre-production
- Wide Operating Voltage Range: 2.7-3.3V
- Chip Access Time
  - 2.7V Operation: 500 ns (Max.)

- · Low Power Dissipation:
  - Standby

3.0V Operation: 3 µW (Typical)

Operating

3.0V Operation: 10 mW (Typical)

- Fully Static Operation
  - No clock or refresh required
- Three state Outputs
- Packages Available
  - 32-Pin TSOP (8mm x 13.4mm)
  - 32-Pin TSOP (8mm x 14mm)


#### PRODUCT DESCRIPTION

The SST30VR023 is a ROM/RAM combo chip consisting of 2 Mbit Read Only Memory organized as 256 KBytes and a 256 Kbit Static Random Access Memory organized as 32 KBytes.

The device is fabricated using SST's advanced CMOS low power processing technology.

The SST30VR023 has an output enable input for precise control of the data outputs. It also has two separate chip enable inputs for selection of either ROM or RAM and for minimizing current drain during power-down mode.

The SST30VR023 is particularly well suited for use with low voltage supplies (2.7-3.3V) such as pagers, organizers and other handheld applications.





**Data Sheet** 




TABLE 1: PIN DESCRIPTION

Symbol	Pin Name
A <sub>MS</sub> -A <sub>0</sub>	Address Inputs, $A_{MS} = A_{17}$ for ROM, $A_{14}$ for RAM
WE#	Write Enable Input
OE#	Output Enable
RAMCS#	RAM Enable Input
ROMCS#	ROM Enable Input
DQ <sub>7</sub> -DQ <sub>0</sub>	Data Inputs/Outputs
$V_{DD}$	Power Supply
Vss	Ground

380 PGM T1.1

**Absolute Maximum Stress Ratings** (Applied conditions greater than those listed under "Absolute Maximum Stress Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions or conditions greater than those defined in the operational sections of this data sheet is not implied. Exposure to absolute maximum stress rating conditions may affect device reliability.)

Voltage on Any Pin Relative to V <sub>SS</sub>	0.5V to V <sub>DD</sub> + 0.5V
Voltage on V <sub>DD</sub> Supply Relative to V <sub>SS</sub>	0.5 to 4.0V
Power Dissipation	1.0W
Storage Temperature	65°C to +150°C
Operating Temperature	40°C to +85°C
Soldering Temperature (10 Seconds Lead Only)	

### **OPERATING RANGE**

Range	Ambient Temp	V <sub>DD</sub>
Commercial	0 °C to +70 °C	2.7-3.3V
Extended	-20 °C to +70 °C	2.7-3.3V
Industrial	-40 °C to +85 °C	2.7-3.3V

### **AC CONDITIONS OF TEST**

710 COMPINIONS OF TEST
Input Pulse Level0-V <sub>DD</sub>
Input & Output Timing Reference LevelsV <sub>DD</sub> /2
Input Rise/Fall Time5 ns
Output Load



Data Sheet

TABLE 2: RECOMMENDED DC OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Units
$V_{DD}$	Supply Voltage	2.7	3.3	V
Vss	Ground	0	0	V
V <sub>IH</sub>	Input High Voltage	2.4	V <sub>DD</sub> +0.5	V
V <sub>IL</sub>	Input Low Voltage	-0.3	0.3	V

380 PGM T2.0

TABLE 3: DC OPERATING CHARACTERISTICS

		$V_{DD} = 3.0 \pm 0.3 V$		.3V	
Symbol	Parameter	Min	Max	Units	Test Conditions
IΠ	Input Leakage Current	-1	1	μΑ	$V_{IN} = V_{SS}$ to $V_{DD}$
I <sub>LO</sub>	Output Leakage Current	-1	1	μΑ	ROMCS# = RAMCS# = V <sub>IH</sub> or OE# = V <sub>IH</sub> or WE# = V <sub>IL</sub> , V <sub>I/O</sub> = V <sub>SS</sub> to V <sub>DD</sub>
I <sub>DD1</sub>	ROM Operating Supply Current		4.0+1.1(f)	mA	$\begin{aligned} &ROMCS\#=V_{IL},RAMCS\#=V_{IH},V_{IN}=V_{IH}orV_{IL}\\ &I_{I/O}=Opens \end{aligned}$
I <sub>DD2</sub>	RAM Operating Supply Current		2.5+1(f)	mA	ROMCS# = V <sub>IH</sub> , RAMCS# = V <sub>IL</sub> , I <sub>I/O</sub> = Opens
I <sub>SB</sub>	Standby V <sub>DD</sub> Current		10	μΑ	$\begin{aligned} &ROMCS\# \geq V_{DD}\text{-}0.2V\\ &V_{IN} \geq V_{DD}\text{-}0.2V \text{ or } V_{IN} \leq 0.2V \end{aligned}$
V <sub>OL</sub>	Output Low Voltage		0.4	V	I <sub>OL</sub> = 1.0 mA
Vон	Output High Voltage	2.2		V	I <sub>OH</sub> = -0.5 mA


Note: f = frequency of operation (MHz) = 1/cycle time

380 PGM T3.1

Table 4: Capacitance (Ta = 25 °C, f=1 Mhz)

Parameter	Description	Test Condition	Maximum
C <sub>I/O</sub>	I/O Capacitance	V <sub>I/O</sub> = 0V	8 pF
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 0V$	6 pF

380 PGM T4.0



AC test inputs are driven at  $V_{IHT}$  (0.9  $V_{DD}$ ) for a logic "1" and  $V_{ILT}$  (0.1  $V_{DD}$ ) for a logic "0". Measurement reference points for inputs and outputs are  $V_{IT}$  (0.5  $V_{DD}$ ) and  $V_{OT}$  (0.5  $V_{DD}$ ). Inputs rise and fall times (10%  $\leftrightarrow$  90%) are <5 ns.

FIGURE 2: AC INPUT/OUTPUT REFERENCE WAVEFORMS



**Data Sheet** 




FIGURE 3: A TEST LOAD EXAMPLE

#### **AC CHARACTERISTICS**

### I. ROM Operation

Table 5: Read Cycle Timing Parameters  $V_{DD} = 3.0 V \pm 0.3$ 

Symbol	Parameter	Min	Max	Unit
T <sub>RC</sub>	Read Cycle Time	500		ns
T <sub>AA</sub>	Address Access Time		500	ns
Tco	Chip Select to Output		500	ns
T <sub>OE</sub>	Output Enable to Valid Output		250	ns
T <sub>LZ</sub>	Chip Select to Low-Z Output	25		ns
T <sub>OLZ</sub>	Output Enable to Low-Z Output	25		ns
T <sub>HZ</sub>	Chip Disable to High-Z Output		30	ns
T <sub>OHZ</sub>	Output Disable to High-Z Output		30	ns
Тон	Output Hold from Address Change	15		ns

380 PGM T5.0





FIGURE 4: ROM READ CYCLE TIMING DIAGRAM (ADDRESS CONTROLLED) (ROMCS# = OE# = VIL)



**Data Sheet** 



Notes: 1.  $T_{HZ}$  and  $T_{OHZ}$  are defined as the time at which the outputs achieve the open circuit condition and are referenced to the  $V_{OH}$  or  $V_{OL}$ .

 At any given temperature and voltage condition T<sub>HZ</sub>(max) is less than T<sub>LZ</sub>(min) both for a given device and from device to device.

FIGURE 5: ROM READ CYCLE TIMING DIAGRAM (ROMCS# OR OE# CONTROLLED)

### II. SRAM Operation (ROMCS# = VIH)

TABLE 6: READ CYCLE TIMING PARAMETERS VDD=3.0 V ± 0.3

Symbol	Parameter	Min	Max	Unit
T <sub>RC</sub>	Read Cycle Time	500		ns
T <sub>AA</sub>	Address Access Time		500	ns
T <sub>CO</sub>	Chip Select to Output		500	ns
T <sub>OE</sub>	Output Enable to Valid Output	25		ns
T <sub>LZ</sub>	Chip Select to Low-Z Output	25		ns
T <sub>HZ</sub>	Chip Disable to High-Z Output		30	ns
T <sub>OHZ</sub>	Output Disable to High-Z Output		30	ns
Тон	Output Hold from Address Change	15		ns

380 PGM T6.0

Table 7: Write Cycle Timing Parameters  $V_{DD}=3.0 V \pm 0.3$ 

Symbol	Parameter	Min	Max	Unit
T <sub>WC</sub>	Write Cycle Time	500		ns
T <sub>CW</sub>	Chip Select to End-of-Write	365		ns
T <sub>AW</sub>	Address Valid to End-of-Write	375		ns
T <sub>AS</sub>	Address Set-up Time	0		ns
T <sub>WP</sub>	Write Pulse Width	375		ns
TwR	Write Recovery Time	0		ns
T <sub>WHZ</sub>	Write to Output High-Z		80	ns
T <sub>DW</sub>	Data to Write Time Overlap	200		ns
T <sub>DH</sub>	Data Hold from Write Time	0		ns
Tow	End Write to Output Low-Z	15		ns

380 PGM T7.0



**Data Sheet** 





FIGURE 6: SRAM READ CYCLE TIMING DIAGRAM (ADDRESS CONTROLLED) (OE# or RAMCS# = VIL, WE# = VIH)




- Notes: 1.  $T_{HZ}$  and  $T_{OHZ}$  are defined as the time at which the outputs achieve the open circuit condition and are referenced to the V<sub>OH</sub> or V<sub>OL</sub>.

  2. At any given temperature and voltage condition T<sub>HZ</sub>(max) is less than T<sub>LZ</sub>(min) both for a given
  - device and from device to device.
  - 3. WE# is high for Read cycle.
  - 4. Address valid prior to coincidence with RAMCS# transition low.

FIGURE 7: SRAM READ CYCLE TIMING DIAGRAM (OE# OR RAMCS# CONTROLLED)



**Data Sheet** 




- Notes: 1. A write occurs during the overlap (T<sub>WP</sub>) of a low RAMCS# and low WE#. A write begins at the latest transition among RAMCS# going low and WE# going low: A write end at the earliest transition among RAMCS# going high and WE# going high, T<sub>WP</sub> is measured from the beginning of write to the end of write.
  - 2.  $T_{\mbox{CW}}$  is measured from the later of RAMCS# going low to the end of write.
  - 3. TAS is measured from the address valid to the beginning of write.
  - 4. TWR is measured from the end of write to the address change.
  - 5. If RAMCS#, WE# are in the read mode during this period, the I/O pins are in the outputs Low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
  - 6. If RAMCS# goes low simultaneously with WE# going low or after WE# going low, the outputs remain high impedance state.
  - 7. DOUT is the same phase of the latest written data in this write cycle.
  - 8. DOUT is the read data of new address
  - 9. ROMCS# = VIH

FIGURE 8: SRAM WRITE CYCLE TIMING DIAGRAM (OE# CLOCK)



**Data Sheet** 



Notes: 1. A write occurs during the overlap (T<sub>WP</sub>) of a low RAMCS# and low WE#. A write begins at the latest transition among RAMCS# going low and WE# going low: A write end at the earliest transition among RAMCS# going high and WE# going high, T<sub>WP</sub> is measured from the beginning of write to the end of write.

- 2.  $T_{\mbox{CW}}$  is measured from the later of RAMCS# going low to the end of write.
- 3. TAS is measured from the address valid to the beginning of write.
- 4.  $T_{\mbox{WR}}$  is measured from the end of write to the address change.
- If RAMCS#, WE# are in the read mode during this period, the I/O pins are in the outputs Low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 6. If RAMCS# goes low simultaneously with WE# going low or after WE# going low, the outputs remain high impedance state.
- 7. D<sub>OUT</sub> is the same phase of the latest written data in this write cycle.
- 8.  $D_{\mbox{OUT}}$  is the read data of new address
- 9. ROMCS# = V<sub>IH</sub>

FIGURE 9: SRAM WRITE CYCLE TIMING DIAGRAM (OE# FIXED)



Data Sheet

TABLE 8: FUNCTIONAL DESCRIPTION/TRUTH TABLE

Address Inputs	ROMCS#	RAMCS#	WE#	OE#	DQ7-DQ0	
X	Н	Н	Х	Х	Z	Standby
A17-A0	L	Н	Х	Н	Z	Output Floating
A17-A0	L	Н	Х	L	Dout	ROM Read
Only A14-A0 are valid *	Н	L	Н	Н	Z	Output Floating
Only A14-A0 are valid *	Н	L	Н	L	Dout	RAM Read
Only A14-A0 are valid *	Н	L	L	Н	Din	RAM Write

<sup>\*</sup> A17-A15 must be fixed to "L" or "H"


380 PGM T9.2

Note: (1) It is forbidden that ROMCS# pin and RAMCS# pin will be "0" at the same time.

(2) X means Don't Care.



**Data Sheet** 



#### SST30VR023 Valid combinations

SST30VR023-500-C-WH SST30VR023-500-C-KH SST30VR023-500-C-U1


SST30VR023-500-E-WH SST30VR023-500-E-KH SST30VR023-500-I-WH SST30VR023-500-I-KH

**Example:** Valid combinations are those products in mass production or will be in mass production. Consult your SST sales representative to confirm availability of valid combinations and to determine availability of new combinations.



Data Sheet

### **PACKAGING DIAGRAMS**




32-Pin Thin Small Outline Package (TSOP) 8mm x 13.4mm

SST PACKAGE CODE: KH



**Data Sheet** 



32-Pin Thin Small Outline Package (TSOP) 8mm x 14mm SST Package Code: WH