

# M51C68 HIGH-SPEED CHMOS 4096 x 4-BIT STATIC RAM

Military

	M51C68-35	M51C68-45	M51C68-55	M51C68-70
Max. Access Time (ns)	35	45	55	70
Max. Active Current (mA)	100	100	100	100
Max. Standby Current (mA)	10	10	10	10


- Double Metal CHMOS III Technology
- **■** Completely Static Memory-No Clock
- **Equal Access & Cycle Times**
- Single +5V Supply
- Power Down
- 0.8-2.0V Output Timing Reference

- High Density 20-Pin Package
- Directly TTL Compatible All Inputs and Outputs
- **■** Common Data Input & Output
- **■** Three-State Output
- M2148H Upgrade

The Intel M51C68 is a 16,384-bit Static Random Access Memory organized as 4096 words x 4-bits. This memory is fabricated using Intel's high performance double metal CHMOS III technology, with a full CHMOS 6T cell. This state of the art technology with HMOS III scaled transistors brings high performance to CMOS Static RAMs. Intel's CHMOS III process also provides superior radiation tolerance for applications with stringent radiation requirements. Contact your local sales office for the latest information. The design of the M51C68 offers a 4X density improvement over the industry standard M2148H with improved performance.

CS controls the power down feature. In no more than a cycle time after CS goes high (deselecting the M51C68), the part automatically reduces its power requirements and remains in this low power standby mode as long as CS remains high. This device feature can result in system power savings as great as 90% in larger systems where the majority of devices are deselected.

The M51C68 is assembled in a 20-pin, 300 mil package configured with the industry standard 4K x 4 pinout. It is directly TTL compatible in all respects: inputs, outputs and a single +5V supply. The data is read out nondestructively and has the same polarity as the input data.



**Pin Names** 

A <sub>0</sub> -A <sub>11</sub>	Address inputs
WE	Write Enable
CS	Chip Select
1/01-1/04	Data Input/Output
V <sub>CC</sub>	Power (+5V)
GND	Ground

Figure 1. M51C68 Block Diagram
Truth Table

ČS	WE	Mode	1/0	Power
Н	х	Not Selected	High-Z	Standby
L	L	Write	DIN	Active
L	H	Read	D <sub>OUT</sub>	Active

January 1991 Order Number: 271047-005

271047-3

8-21



### **ABSOLUTE MAXIMUM RATINGS\***

Case Temperature Under Bias ... - 65°C to +135°C
Storage Temperature Cerdip ... - 65°C to +150°C
Voltage on Any Pin with
Respect to Ground ... -0.5V(1) to +7V
D.C. Continuous Output Current ... 20 mA
Power Dissipation ... 1.0W

NOTICE: This is a production data sheet. The specifications are subject to change without notice.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

## **Operating Conditions**

Symbol	Parameter	Min	Max	Units
T <sub>C</sub>	Case Temperature (Instant On)	-55	+ 125	*C
V <sub>CC</sub>	Digital Supply Voltage	4.50	5.50	V

## D.C. AND OPERATING CHARACTERISTICS (Over Specified Operating Conditions)

Symbol	Parameter	Min	Max	Unit	Comments
lu	Input Load Current (All Input Pins)		5	μΑ	V <sub>CC</sub> = Max, V <sub>IN</sub> = GND to V <sub>CC</sub>
ILO	Output Leakage Current		20	μΑ	$\overline{CS} = V_{IH}, V_{CC} = Max$ $V_{OUT} = GND \text{ to } 4.5V$
loc	Operating Current		100	mA	V <sub>CC</sub> = Max, $\overline{\text{CS}}$ = V <sub>IL</sub> Outputs Open, T <sub>cycle</sub> = Min
ISB	Standby Current		10	mA	V <sub>CC</sub> = Min to Max, CS = V <sub>IH</sub>
VIL	_ Input Low Voltage	-0.5(1)	0.8	V	(Note 4)
ViH	Input High Voltage	2.2	6.0	٧	
V <sub>OL</sub>	Output Low Voltage		0.4	V	I <sub>OL</sub> = 8 mA
VoH	Output High Voltage	2.4		V	I <sub>OH</sub> = -4 mA

#### NOTES:

1. During transitions, the inputs may undershoot to -2.0V for periods less than 20 ns.

## **CAPACITANCE** $T_C = 25^{\circ}C$ , f = 1.0 MHz

Symbol	Symbol Parameter		Units	Conditions	
Cin	Input Capacitance	5	pF	$V_{in} = 0V$	
Cout	Output Capacitance	7	pF	V <sub>out</sub> = 0V	

# D<sub>OUT</sub> 1.73V 30 pF 271047-4

Figure 2. Output Load

#### A.C. TEST CONDITIONS

Input Pulse Levels	ND to 3.0V
Input Rise and Fall Times	5 ns
Input Timing Reference Level	1.5V
Output Timing Reference Levels	.0.8V-2.0V
Output Load See	Figures 2, 3




Figure 3. Output Load for thz, thz, twz, tow




# A.C. CHARACTERISTICS (Over Specified Operating Conditions)


#### **READ CYCLE**

Cumbal	Parameter	M51C68-35		M51C68-45		M51C68-55		M51C68-70		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t <sub>RC</sub> (1)	Read Cycle Time	35		45		55		70		ns
t <sub>AA</sub>	Address Access Time		35		45		55		70	ns
tACS	Chip Select Access Time		35		45		55		70	ns
tон	Output Hold from Address Change	3		3		3		3		ns
t <sub>LZ</sub> (2, 3)	Chip Selection to Output in Low Z	5		5		5		5		ns
t <sub>HZ</sub> (2, 3)	Chip Deselection to Output in High Z	0	15	0	15	0	15	0	15	ns
tpu	Chip Selection to Power Up Time	0		0		0	1	0		ns
t <sub>PD</sub>	Chip Deselection to Power Down Time	-	35		45		55		70	ns

#### READ CYCLE NO. 1 (4, 5)



## READ CYCLE NO. 2 (4,6)



#### NOTES ON READ OPERATION:

- 1. All Read Cycle timings are referenced from the last valid address to the first transitioning address.
- 2. At any given temperature and voltage condition, tHZ max. is less than tLZ min. both for a given device and from device to device.
- 3. Transition is measured at  $\pm 500$  mV from steady state voltage with specified loading in Figure 3.
- 4. WE is high for Read Cycles.
- 5. Device is continuously selected,  $\overline{CS} = V_{|L}$ .
  6. Addresses valid prior to or coincident with  $\overline{CS}$  transition low.




# A.C. CHARACTERISTICS (Continued)

#### WRITE CYCLE

		M51C68-35		M51C68-45		M51C68-55		M51C68-70		
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Units
t <sub>WC</sub> (1)	Write Cycle Time	35		45		55		70		ns
t <sub>CW</sub>	Chip Selection to End of Write	30		35		45		65		ns
t <sub>AW</sub>	Address Valid to End of Write	30		35		45		65		ns
tas	Address Setup Time	0		0		0		0		ns
t <sub>WP</sub>	Write Pulse Width	30		30		45		65		ns
twR	Write Recovery Time	0		0		0		0		ns
t <sub>DW</sub>	Data Valid to End of Write	15		20		25		30		ns
t <sub>DH</sub>	Data Hold Time	5		5		5		5		ns
t <sub>WZ</sub> (2)	Write Enabled to Output in High Z	0	15	0	15	0	15	0	15	ns
tow <sup>(2)</sup>	Output Active from End of Write	0		0		0		0		ns

# WRITE CYCLE NO. 1 (WE CONTROLLED) (3)



#### NOTES:


1. All Write Cycle timings are referenced from the last valid address to the first transitioning address.

2. Transition is measured at ±500 mV from steady-state voltage with specified loading in Figure 3.



# A.C. CHARACTERISTICS (Continued)

WRITE CYCLE NO. 2 (CS CONTROLLED) (1)



NOTE:

1. CS or WE must be high during address transitions.