



4K x 1 ECL Static RAM

Features


- 4096 x 1-bit organization
- High speed/low power
 - $t_{AA} = 5 \text{ ns}$
 - $I_{EE} = 200 \text{ mA}$
- Both 10K- and 100K-compatible versions
- On-chip voltage compensation for improved noise margin
- Open emitter output for ease of memory expansion
- Industry-standard pinout

Functional Description

The Cypress CY10E470 and CY100E470 are ECL RAMs designed for scratch pad, control, and buffer storage applications. Both parts are fully decoded random access memories organized as 4096 words by 1 bit. The CY10E470 is 10K-compatible. The CY100E470 is 100K-compatible.


The active LOW chip select (\bar{S}) input controls memory selection and allows for memory expansion. The read and write operations are controlled by the state of the active LOW write enable (\bar{W}) input. With \bar{W} and \bar{S} LOW, the data at D is written into the addressed location. To read, \bar{W} is held HIGH, while \bar{S} is held LOW. Open emitter outputs allow for wired-OR connection in order to expand the memory.

Logic Block Diagram



C470-1

Pin Configuration



C470-2

Selection Guide

	10E470-5 100E470-5	10E470-7 100E470-7
Maximum Access Time (ns)	5	7
I_{EE} Max. (mA)	200	200

Maximum Ratings

(Above which the useful life may be impaired. Exposure to absolute maximum rated conditions for extended periods may affect device reliability. For user guidelines, not tested.)

Storage Temperature	- 65°C to +150°C
Ambient Temperature with Power Applied	- 55°C to +125°C
Supply Voltage V_{EE} to V_{CC}	-7.0V to +0.5V
Input Voltage	V_{EE} to +0.5V
Output Current	- 50 mA

Operating Range referenced to V_{CC}

Range	Version	Ambient Temperature	V_{EE}
Commercial	10E	0°C to + 75°C	-5.2V \pm 5%
Commercial	100E	0°C to + 85°C	-4.5V \pm 0.3V

Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	Temperature ^[1]	Min.	Max.	Unit	
V_{OH}	Output HIGH Voltage	10E $R_L = 50\Omega$ to -2V $V_{EE} = -5.2V$ $V_{IN} = V_{IH}$ Max. or V_{IL} Min.	$T_A = 0^\circ C$	-1000	-840	mV	
			$T_A = +25^\circ C$	-960	-810	mV	
			$T_A = +75^\circ C$	-900	-720	mV	
				100K $R_L = 50\Omega$ to -2V $V_{EE} = -4.5V$ $V_{IN} = V_{IH}$ Max. or V_{IL} Min.	$T_A = 0^\circ C$ to $85^\circ C$	-1025	-880
V_{OL}	Output LOW Voltage	10E $R_L = 50\Omega$ to -2V $V_{EE} = -5.2V$ $V_{IN} = V_{IH}$ Max. or V_{IL} Min.	$T_A = 0^\circ C$	-1870	-1665	mV	
			$T_A = +25^\circ C$	-1850	-1650	mV	
			$T_A = +75^\circ C$	-1830	-1625	mV	
				100K $R_L = 50\Omega$ to -2V $V_{EE} = -4.5V$ $V_{IN} = V_{IH}$ Max. or V_{IL} Min.	$T_A = 0^\circ C$ to $85^\circ C$	-1810	-1620
V_{IH}	Input HIGH Voltage	10E $V_{EE} = -5.2V$	$T_A = 0^\circ C$	-1145	-840	mV	
			$T_A = +25^\circ C$	-1105	-810	mV	
			$T_A = +75^\circ C$	-1045	-720	mV	
				100K $V_{EE} = -4.5V$	$T_A = 0^\circ C$ to $85^\circ C$	-1165	-880
V_{IL}	Input LOW Voltage	10E $V_{EE} = -5.2V$	$T_A = 0^\circ C$	-1870	-1490	mV	
			$T_A = +25^\circ C$	-1850	-1475	mV	
			$T_A = +75^\circ C$	-1830	-1450	mV	
				100K $V_{EE} = -4.5V$	$T_A = 0^\circ C$ to $85^\circ C$	-1810	-1475
I_{IH}	Input HIGH Current	$V_{IN} = V_{IH}$ Max.			220	μA	
I_{IL}	Input LOW Current	$V_{IN} = V_{IL}$ Min.	\bar{S} inputs		0.5	170	μA
			All other inputs		-50		μA
I_{EE}	Supply Current (All inputs and outputs open)	Commercial		-200		mA	



9
ECL
Capacitance^[2]

Parameter	Description	Min.	Typ.	Max.	Unit
C_{IN}	Input Pin Capacitance		4		pF
C_{OUT}	Output Pin Capacitance		6		pF

Notes:

- Commercial grade is specified as ambient temperature with transverse air flow greater than 500 linear feet per minute.
- Tested initially and after any design or process changes that may affect these parameters.

AC Test Loads and Waveforms^[3, 4, 5, 6, 7, 8]



Switching Characteristics Over the Operating Range


Parameter	Description	10E470-5 100E470-5		10E470-7 100E470-7		Unit
		Min.	Max.	Min.	Max.	
t _{AC}	Input to Output Delay		3.0		3.5	ns
t _{RC}	Chip Select Recovery		3.0		3.5	ns
t _{AA}	Address Access Time		5.0		7.0	ns
t _{WW}	Write Pulse Width	5.0		7.0		ns
t _{SD}	Data Set-Up to Write	0		0		ns
t _{HD}	Data Hold to Write	0		0		ns
t _{SA}	Address Set-Up/Write	0		1.0		ns
t _{HA}	Address Hold/Write	0		1.0		ns
t _{SC}	Chip Select Set-Up/Write	0		0		ns
t _{HC}	Chip Select Hold/Write	0		0		ns
t _{WS}	Write Disable		3.0		3.5	ns
t _{WR}	Write Recovery		5.0		8.0	ns
t _r	Output Rise Time	1.0	2.5	1.0	2.5	ns
t _f	Output Fall Time	1.0	2.5	1.0	2.5	ns

Notes:

3. V_{IL} = V_{IL} Min., V_{IH} = V_{IH} Max. on 10E version.
4. V_{IL} = -1.7V, V_{IH} = -0.9V on 100K version.
5. R_L = 50Ω, C < 30 pF (includes fixture and stray capacitance).
6. All coaxial cables should be 50Ω with equal lengths. The delay of the coaxial cables should be "nulled" out of the measurement.
7. t_r = t_f = 0.7 ns.
8. All timing measurements are made from the 50% point of all waveforms.


Switching Waveforms

Read Mode



C470-5

Write Mode



C470-6

ECL

Truth Table

Inputs			Output	Mode
\overline{S}	\overline{W}	D	Q	
H	X	X	L	Disabled
L	L	H	L	Write "H"
L	L	L	L	Write "L"
L	H	X	DOUT	Read

H = High Voltage Level

L = Low Voltage Level

X = Don't Care

Ordering Information

I/O	I _{EE} (mA)	t _{AA} (ns)	Ordering Code	Package Name	Package Type	Operating Range
10K	200	5.0	CY10E470-5DC	D4	18-Lead (300-Mil) CerDIP	Commercial
		7.0	CY10E470-7DC	D4	18-Lead (300-Mil) CerDIP	
100K	200	5.0	CY100E470-5DC	D4	18-Lead (300-Mil) CerDIP	Commercial
		7.0	CY100E470-7DC	D4	18-Lead (300-Mil) CerDIP	

Document #: 38-A-00003-B