Am29C60A

口

Advanced Micro Devices

CMOS Cascadable 16-Bit Error Detection and Correction Unit

Boosts Memory Reliability Corrects all single-bit errors. Detects all double- and some triple-bit errors. Reliability of dynamic RAM systems is increased more than sixty-fold.

 Very High Speed, Low Power
 Perfect for MOS microprocessors, minicomputers, main-frame systems, and engineering workstations.

High-performance systems can use the Am29C60 EDC in check-only mode to avoid memory system slowdown.

- Handles Data Words From 8 Bits to 64 Bits
 The Am29C60A EDC cascades: one EDC for 8 bits or
 16 bits, two for 32 bits, four for 64 bits.
- Easy Byte Operations
 Separate byte enables on the data output latch
 simplify the steps and cut the time required for byte
 writes.
- Built-In Diagnostics
 The processor may completely exercise the EDC under software control to check for proper operation of the EDC.
- · Compatible with the bipolar Am2960 Family.

GENERAL DESCRIPTION


DISTINCTIVE CHARACTERISTICS

The Am29C60A Error Detection and Correction Unit (EDC) contains the logic necessary to generate check bits on a 16-bit data field according to a modified Hamming Code, and to correct the data word when check bits are supplied. Operating on data read from memory, the Am29C60A corrects any single-bit errors and detects all double- and some triple-bit errors. For 16-bit words, 6 check bits are used. The Am29C60A is expandable to operate on 32-bit words (7

check bits) and 64-bit words (8 check bits). In all configurations, the device makes the error syndrome available on separate outputs for data logging.

The Am29C60A also features two diagnostic modes in which diagnostic data can be forced into portions of the chip to simplify device testing and to execute system diagnostic functions.


BLOCK DIAGRAM




Publication# 09544 Rev. D Amendment/0 Issue Date: August 1991

6-12


CONNECTION DIAGRAMS Top View





Note: Pin 1 is marked for orientation.

LOGIC SYMBOL



Die Size: .137" x .142" Gate Count: 875

RELATED AMD PRODUCTS


Part No.	Description	
Am29C668	4M Configurable Dynamic Memory Controller/Driver	
Am29C660E	9 ns 32-Bit Cascadable EDC	
Am29C983A	9-Bit x 4-Port Multikple Bus Exchange, High Speed	
Am29C985	9-Bit x 7-Port Multiple Bus Exchange w/Parity	
Am29C676	11-Bit DRAM Driver	
Am2965/6	8-Bit DRAM Driver (Inverting, Non-inverting)	

ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Combinations					
AM29C60A	PC, JC				

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released combinations, and to obtain additional data on AMD's standard military grade products.




MILITARY ORDERING INFORMATION

APL Products

AMD products for Aerospace and Defense applications are available in several packages and operating ranges. APL (Approved Products List) products are fully compliant with MIL-STD-883C requirements. The order number (Valid Combination) for APL products is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Device Class
- d. Package Type
- e. Lead Finish



Valid Combinations

Valid Combinations list configurations planned to be
supported in volume for this device. Consult the local AMD
sales office to confirm availability of specific valid
combinations or to check for newly released valid
combinations.

Group A Tests

Group A tests consists of Subgroups 1, 2, 3, 7, 8, 9, 10, 11

Valid Combinations					
AM29C60A	/BXA				

PIN DESCRIPTION

CB₀₋₆ Check Bits (input)

The check bit lines are used to input check bits for error detection. Also used to input syndrome bits for error correction in 32- and 64-bit configurations.

CODE ID2_0 Code Identification (Input)

These three bits identify the size of the total data word to be processed and which 16-bit slice of larger data words a particular EDC is processing. The three allowable data word sizes are 16, 32, and 64 bits, and their respective modified Hamming codes are designated 16/22, 32/39, and 64/72. Special CODE ID input 001 (ID2, ID1, ID0) is also used to instruct the EDC to take the signals CODE ID2 $_{\rm D}$ 0, DIAG MODE0 $_{\rm D}$ 1, CORRECT, and PASS THRU from the Diagnostic Latch, rather than from the input control lines.

CORRECT Correct (Input)

When HIGH, this signal allows the correction network to correct any single-bit error in the Data Input Latch (by complementing the bit-in-error) before putting it into the Data Output Latch. When the signal is LOW, the EDC drives data directly from the Data Input Latch to the Data Output Latch without correction.

DATA₀₋₁₅ Data (Input/Output; Three State)

These bidirectional data lines provide input to the Data Input Latch and Diagnostic Latch, and receive output from the Data Output Latch. DATA₀ is the least significant bit; DATA₁₅ the most significant.

DIAG MODE₀₋₁ Diagnostic Mode Select (Input)

These two lines control the initialization and diagnostic operation of the EDC.

ERROR Error Detected (Output)

When the EDC is in Detect or Correct Mode, this output goes LOW if one or more syndrome bits are asserted, indicating one or more bit errors in the data or check bits. If no syndrome bits are asserted, there are no errors detected and the output will be HIGH. In Generate Mode, ERROR is forced HIGH. In a 64-bit configuration, ERROR must be externally implemented.

GENERATE Generate Check Bits (Input)

When this input is LOW, the EDC is in the Check Bit Generate Mode. When HIGH, the EDC is in the Detect Mode or Correct Mode.

In the Generate Mode, the circuit generates the check bits or partial check bits specific to the data in the Data Input Latch. The generated check bits are placed on the SC outputs.

In the Detect or Correct Modes, the EDC detects single and multiple errors and generates syndrome bits based on the contents of the Data Input Latch and Check Bit Input Latch. In Correct Mode, single-bit errors are also automatically corrected; corrected data is placed at the inputs of the Data Output Latch. The syndrome result is placed on the SC outputs, and indicates in a coded form the number of errors and the bit-in-error.

FUNCTIONAL DESCRIPTION

The CMOS version saves system power with no loss in performance. The Am29C60A is a performance upgrade of the Am29C60 but is not a parametric equivalent to the bipolar Am29G0A.

The CMOS EDC circuit contains proprietary output buffers to decrease the on-chip-generated noise caused by current changes

LE DIAG Diagnostic Latch Enable (Input)

When this input is HIGH, the Diagnostic Latch follows the 16-bit data on the input lines. When it is LOW, the outputs of the Diagnostic Latch are latched to their previous states. The Diagnostic Latch holds diagnostic check bits and internal control signals for CODE ID_{2-0} , DIAG MODE_{0-1} , CORRECT, and PASS THRU.

LE IN Latch Enable - Data Input Latch (input)

This input controls latching of the input data. When HIGH, the Data Input Latch and Check Bit Input Latch follow the input data and input check bits. When LOW, the Data Input Latch and Check Bit Input Latch are latched to their previous state.

LE OUT Latch Enable - Data Output Latch (Input)

This input controls the latching of the Data Output Latch. When it is LOW, the Data Output Latch is latched to its previous state. When it is HIGH, the Data Output Latch follows the output of the Data Input Latch as modified by the correction logic network. In Correct Mode, single-bit errors are corrected by the network before loading into the Data Output Latch. In Detect Mode, the contents of the Data Input Latch are passed unchanged through the correction network into the Data Output Latch. The inputs to the Data Output Latch are unspecified if the EDC is in Generate Mode.

MULT ERROR Multiple Errors Detected (Output)

When the EDC is in Detect or Correct Mode, this output, if LOW, indicates that two or more bit errors have been detected. If HIGH, either one or no errors have been detected. In Generate Mode, MULT ERROR is forced HIGH. In a 64-bit configuration, MULT ERROR must be externally implemented.

OE BYTE 0, 1 Output Enable Bytes 0, 1 (Input)

These lines control the three-state outputs for each of the two bytes of the Data Output Latch. When LOW, these lines enable the Data Output Latch, and when HIGH, these lines force the Data Output Latch into the high-impedance state. The two enable lines can be separately activated to enable only one byte of the Data Output Latch at a time.

OE SC Output Enable, Syndrome/Check Bits (Input)
When this input is LOW, the three-state output lines SC_{0−6}
are enabled. When the input is HIGH, the SC outputs are in
the high-impedance state.

PASS THRU Pass Thru (Input)

This line, when HIGH, forces the contents of the Check Bit Input Latch onto the Syndrome/Check Bit outputs (SC $_{0-6}$) and the unmodified contents of the Data Input Latch onto the inputs of the Data Output Latch.

SC₀₋₆ Syndrome/Check Bits (Output; Three State)
These seven lines hold the check/partial-check bits when
the EDC is in Generate Mode, and hold the syndrome/
partial syndrome bits when the device is in Detect or Correct
Modes. These are three-state outputs.

through fast logic. This minimizes "ground bounce" and ensures proper chip performance of these high-speed CMOS solutions in the system environment.

Please refer to EDC Product Specifications Booklet (Literature #03565E/0) for detailed functional description and applications information.



ABSOLUTE MAXIMUM RATINGS

Storage Temperature65°C to +150°C
Temperature (Case)
Under Bias55°C to +125°C
Supply Voltage to Ground Potential
Continous
DC Voltage Applied to Outputs For
High Output State0.5 V to V _{CC} Max.
DC Input Voltage0.5 V to +5.5 V
DC Input Current30 mA to +5.0 mA

Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

OPERATING RANGES

Commercial (C) Devices	
Ambient Temperature	(T _A)0°C to +70°C
Supply Voltage	+4.75 V to +5.25 V
Military (M) Devices	
Case Temperature (To)55°C to +125°C
Supply Voltage	+.4.5 V to +5.5 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over operating range unless otherwise specified (for APL Products, Group A, Subgroups 1, 2, 3 are tested unless otherwise noted)

Parameter Symbol	Parameter Description	Test Conditions (Note 1)			Min.	Max.	Unit		
		I _{OH} = -300 μA		V _{CC} - 0.2					
VoH	Output HIGH Voltage	V _{CC} = Min., V _{IN} ≈ V _{IH} or V _{II}	MIL I _{OH} = -12	mA	2.4		v		
		VIN VIN OI VIL	COM'L 10H = -	15 mA	2.4				
	•		I _{OL} = 300 μA			0.2			
VOL	Output LOW Voltage	V _{CC} = Min., V _{IN} = V _{IH} or V _{II}	MIL IOL = 8 mA			0.5	V		
		-114 -11112	COM'L IOL = 16	mA .		0.5			
VIH	Input HIGH Voltage	Guaranteed Input Voltage for all Inp			2.0		٧		
V _{IL}	Input LOW Voltage	Guaranteed Input I Voltage for all Input				0.8	٧		
	January I OM Comment	V _{CC} = Max.	DATA _{0 - 15} (Not	te 3)		-10	μΑ		
IIL	Input LOW Current	V _{IN} = 0.5 V	All Other Inputs	1		-10			
I	Input HIGH Current	V _{CC} = Max. DATA ₀₋₁₅ (Note 3 All Other Inputs	V _{CC} = Max. DATA _{0 - 15} (Note 3)	te 3)		10	μА		
ЧН	Input High Current				10				
l ₁	Input HIGH Current	V _{CC} = Max.,				10	μΑ		
			DATA _{0 - 15}	V _O = 2.4		40			
ЮZH	Off State (High-Impedance) Output Current	Off State (High-Impedance)	V _{CC} Max.	Von May	DATA0 - 15	V _O = 0.5		-40	μΑ
IOZL		VCC Wax.		V _O = 2.4		40]		
			V ₀ ·	V _O = 0.5		-40			
los	Output Short-Circuit Current (Note 2)	V _{CC} = Max. V _O =	• 0 V		-30	-140	mA		
		Vcc = Max.	COM'L			50			
loc	Power Supply (Note 4)	- Wax.				50	mA		
		V _{CC} = 5.0 V (Note 6)	T _A = +25°C			30			
		V _{CC} = Max.	COM'L			5			
locac	Quiescent Power Supply		MIL		1	5	mA		
5545	(CMOS)	V _{CC} = 5.0 V (Note 6)	T _A = +25°C			2			

Notes: 1. For conditions shown as Min. or Max., use the appropriate value specified under Operating Range for the applicable device type.

2. Not more than one output should be shorted at a time. Duration of the short-circuit test should not exceed one second.

3. These are three-state outputs internally connected to TTL inputs. Input characteristics are measured with outputs disabled (high impedance).

4. Worst-case I_{CC} is at minimum temperature. Test conditions:

C_L = 50 pF, f = 10 MHz, V_{IN} = 50% duty cycle for all inputs at 3.4 V and 0.4 V, OE = GND.

5. These input levels provide zero noise immunity and should only be tested in a static, noise-free environment.

6. Not production tested. Typical I_{CC} (V_{CC} = 5.0 V and T_A = 25°C) represents nominal units.



SWITCHING CHARACTERISTICS over COMMERCIAL operating range (Notes 1 and 2)

The following table specifies the guaranteed device performance over the commercial operating range of 0°C to +70°C (ambient), with V_{CC} 4.75 to 5.25 V. All input switching is between 0 V and 3 V at 1 V/ns, and measurements are made at 1.5 V. All outputs have maximum DC load. All units are in nanoseconds (ns).

	Parameter	Data Path Description			9C60A
No.	Symbol	From Input	To Output	Min.	Max.
	.		SC ₀₋₆		20
		DATA ₀₋₁₅	DATA _{0 - 15}		30
1	^t PD	(Note 3)	ERROR		20
			MULT ERROR		23
			SC ₀₋₆ (Note 7)		14
		CB ₀₋₆	DATA _{0 - 15}		25
2	t _{PD}	(CODE ID ₂₋₀ 000, 011)	ERROR		20
			MULT ERROR		23
			SC ₀₋₆ (Note 7)		17
		CB ₀₋₆ (CODE ID ₂₋₀ 010, 100, 101, 110, 111)	DATA _{0 - 15}		25
3	t _{PD}		ERROR		20
			MULT ERROR		23
		t _{PD} GENERATE	SC ₀₋₆ (Note 7)		17
	t _{PD}		DATA _{0 + 15}		25
4			ERROR (Note 7)		16
			MULT ERROR		17
			SC ₀₋₆		-
_		CORRECT	DATA _{0 - 15}		20
5	t _{PD}	(Not Internal Control Mode)	ERROR		
			MULT ERROR		-
			SC ₀₋₆ (Note 7)		22
		5140 44005	DATA _{0 - 15}		27
6	t _{PD}	DIAG MODE (Not Internal Control Mode)	ERROR (Note 7)	İ	19
		,	MULT ERROR (Note 7)		21
			SC ₀₋₆		22
_		PASS THRU	DATA _{0 - 15}		25
7	tPD	(Not internal Control Mode)	ERROR		18
			MULT ERROR		21
			SC ₀₋₆		23
	•	CODE ID.	DATA _{0 - 15}		28
8	tPD	CODE ID2-0	ERROR		25
	*		MULT ERROR		28



SWITCHING CHARACTERISTICS over COMMERCIAL operating range (Cont'd.)

	Parameter	Data Path Description		Am2	9C60A
No.			To Output	Min.	Max.
•			SC ₀₋₆		22
9	•	LE IN	DATA ₀₋₁₅		32
9	t _{PD}	(From latched to transparent)	ERROR		22
			MULT ERROR		25
			SC ₀₋₆		_
10	t _{PD}	LE OUT	DATA ₀₋₁₅		13
10	PD PD	(From latched to transparent)	ERROR		-
			MULT ERROR		-
			SC ₀₋₆		22
11	•	LE DIAG	DATA ₀₋₁₅		32
''	t _{PD}	(From latched to transparent; Not Internal Control Mode)	ERROR		22
			MULT ERROR		25
			SC ₀₋₆		28
12	4	Internal Control Mode: LE DIAG	DATA _{0 - 15}		38
12	tPD	(From latched to transparent)	ERROR		28
			MULT ERROR		31
		Internal Control Mode: DATA _{0 - 15} (Via Diagnostic latch)	SC ₀₋₆		28
40	4		DATA _{0 - 15}		38
13	tPD		ERROR		28
			MULT ERROR		31
14	^t SET	DATA _{0 - 15}		5	
15	tHOLD	(Notes 4, 5)		3	
16	^t SET	CB ₀₋₆	LE IN	5	
17	tHOLD	(Notes 4, 5)		3	
18	tset .	DATA ₀₋₁₅		24	
19	^t HOLD	(Notes 4, 5)		2	
20	tset .	CB ₀₋₆ (Notes 4, 5)		21	
21	[‡] HOLD	(CODE ID 000, 011)		0	
22	^t SET	CB ₀₋₆ (Notes 4, 5)		21	
23	tHOLD	(CODE ID 010, 100, 101, 110, 111)		0	
24	^t SET	GENERATE		26	
25	tHOLD	(Notes 4, 5)	LE OUT	0	
26	^t SET	CORRECT	1 2 001	22	
27	[‡] HOLD	(Notes 4, 5)		0	
28	^t SET	DIAG MODE		22	
29	^t HOLD	(Notes 4, 5)		0	
30	tset	PASS THRU		22	
31	[‡] HOLD	(Notes 4, 5)		0	
32	^t SET	CODE ID2-0		25	
33	tHOLD	(Notes 4, 5)		0	



SWITCHING CHARACTERISTICS over COMMERCIAL operating range (Cont'd.)

	Parameter Symbol	Data Path Description			Am29	Am29C60A	
No.		From Inpu	t	To Output	Min.	Max.	
34	^t SET	LE IN	·	LE OUT	28		
35	tHOLD		(Notes 4, 5)		0		
36	†SET	DATA ₀₋₁₅		LE DIAG	3		
37	^t HOLD	1	(Notes 4, 5)	LE DIAG	5	I	
38	tEN	OE BYTE 0,1 ENABLE	BLE	OE BYTE 0.1 ENABLE	DATA		14
39	t _{DIS}		(Note 6)	DATA _{0 - 15}		23	
40	t _{EN}	OE SC DISABLE	(Note 6)	80-		.16	
41	t _{DIS}			SC ₀₋₆		21	
42	tpw	MINIMUM PULSE WIDTH	: LE IN, LE OU	IT, LE DIAG	12		

Notes: 1. $C_L = 50$ pF.

2. Certain parameters are combinational propagation delay calculations.

3. Data IN or LE IN to Correct Data Out measurement requires timing as shown in the Switching Waveforms.

4. Setup and Hold times relative to Latch Enables (Latching up data).

5. Setup and Hold times are not tested, but are guaranteed by characterization.

 Output disable tests specified with C_L = 5 pF and measured to 0.5 V change of output voltage level. Testing is performed at C_L = 50 pF and correlated to C_L = 5 pF.

7. Not production tested. Guaranteed by characterization.



SWITCHING CHARACTERISTICS over **MILITARY** operating range (for APL Products, Group A, Subgroups 9, 10, 11 are tested unless otherwise noted) (Notes 1 and 2)

The following table specifies the guaranteed device performance over the Military operating range of -55° C to $+125^{\circ}$ C (case), with V_{CC} 4.5 to 5.5 V. All input switching is between 0 V and 3 V at 1 V/ns and measurements are made at 1.5 V. All outputs have maximum DC load. All units are in nanoseconds (ns).

		Data Path Descri	Am29C60A		
No.	Parameter Symbol	From Input	To Output	Min.	Max.
			SC ₀₋₆		24
		DATA ₀₋₁₅	DATA ₀₋₁₅		35
1	tPD	(Note 3)	ERROR		24
			MULT ERROR		27
			SC ₀₋₆ (Note 7)		17
		CB ₀₋₆	DATA ₀₋₁₅		28
2	tpD	(CODE ID ₂₋₀ 000, 011)	ERROR		24
			MULT ERROR		27
			SC ₀₋₆ (Note 7)		19
•		CB ₀₋₆	DATA _{0 - 15}		28
3	t _{PD}	(CODE ID ₂₋₀ 010, 100, 101, 110, 111)	ERROR		24
			MULT ERROR		27
			SC ₀₋₆ (Note 7)		20
		APNEBATE .	DATA ₀₋₁₅		28
4	tPD	GENERATE	ERROR (Note 7)		. 21
			MULT ERROR		25
		CORRECT (Not Internal Control Mode)	SC ₀₋₆		-
_			DATA ₀₋₁₅		25
5	τPD		ERROR		
			MULT ERROR		-
			SC ₀₋₆ (Note 7)		25
		DIAG MODE	DATA _{0 - 15}		28
6	t _{PD}	(Not Internal Control Mode)	ERROR (Note 7)		21
			MULT ERROR (Note 7)		24
			SC ₀₋₆		25
_		PASS THRU	DATA _{0 - 15}		28
7	tPD	(Not Internal Control Mode)	ERROR		21
			MULT ERROR		24
			SC ₀₋₆		26
_		OODE ID	DATA _{0 - 15}		31
8	t _{PD}	CODE ID ₂₋₀	ERROR		28
			MULT ERROR		31

SWITCHING CHARACTERISTICS over MILITARY operating range (Cont'd.)

	Parameter	Data Path Descri	ption	Am29	m29C60A	
No.	Symbol	From Input	To Output	Min.	Max.	
			SC ₀₋₆		26	
9		. LE IN	DATA _{0 - 15}		37	
, ,	t _{PD}	(From latched to transparent)	ERROR		26	
		<u> </u>	MULT ERROR	1	29	
			SC ₀₋₆		_	
10	t _{PD}	LE OUT	DATA _{0 - 15}		16	
"	40	(From latched to transparent)	ERROR		_	
			MULT ERROR		_	
			SC ₀₋₆		24	
11	.	LE DIAG	DATA _{0 - 15}		37	
''	t _{PD}	(From latched to transparent; Not Internal Control Mode)	ERROR		26	
			MULT ERROR		29	
			SC ₀₋₆		30	
12		Internal Control Mode: LE DIAG	DATA _{0 - 15}		43	
12	t _{PD}	(From latched to transparent)	ERROR		32	
			MULT ERROR	1	35	
			SC ₀₋₆		30	
40		D Internal Control Mode: DATA _{0 - 15} (Via Diagnostic latch)	DATA ₀₋₁₅		43	
13	^t PD		ERROR		32	
			MULT ERROR		35	
14	t _{SET}	DATA _{0 - 15}		5		
†15	tHOLD	(Notes 4, 5)		3		
16	^t SET	CB ₀₋₆	LEIN	5		
†17	tHOLD	(Notes 4, 5)		3		
18	tset	DATA _{0 - 15}		27		
†19	tHOLD	(Notes 4, 5)		2		
20	^t SET	CB ₀₋₆ (Notes 4, 5)		24		
†21	tHOLD	(CODE ID 000, 011)		0		
22	^t SET	CB ₀₋₆ (Notes 4, 5)]	24		
†23	^t HOLD	(CODE ID 010, 100, 101, 110, 111)		0		
24	^t SET	GENERATE		29		
†25	tHOLD	(Notes 4, 5)	15.005	0		
26	^t SET	CORRECT	LE OUT	25		
†27	t _{HOLD}	(Notes 4, 5)		0	-	
28	^t SET	DIAG MODE	1	25		
†29	tHOLD	(Notes 4, 5)		0		
30	^t SET	PASS THRU		25		
†31	th o LD	(Notes 4, 5)		0		
32	†SET	CODE ID2 - 0		28		
†33	[†] HOLD	(Notes 4, 5)		0		



SWITCHING CHARACTERISTICS over MILITARY operating range (Cont'd.)

No.	Parameter Symbol	Data Path Description			Am29	Am29C60A	
		From Input		To Output	Min.	Max.	
34	†SET	LE IN		LE OUT	30		
†35	^t HOLD		(Notes 4, 5)		0		
36	^t SET	DATA _{0 – 15}	(Notes 4, 5)	LE DIAG	5		
†37	^t HOLD				3		
38	t _{EN}	OÈ BYTE 0,1 ENABLE		DATA _{0 15}		28	
39	[†] DIS		(Note 6)			25	
40	^t EN	ŌE SC DISABLE		SC ₀₋₆		28	
41	t _{DIS}		(Note 6)			25	
42	tpw	MINIMUM PULSE WIDTH: LE IN, LE OUT, LE DIAG			12		

Notes: 1. $C_L = 50$ pF.

- 2. Certain parameters are combinational propagation delay calculations.
- 3. Data IN or LE IN to Correct Data Out measurement requires timing as shown in the Switching Waveforms.
- 4. Setup and Hold times relative to Latch Enables (Latching up data).
- 5. Setup and Hold times are not tested, but are guaranteed by characterization.
- 6. Output disable tests specified with C_L = 5 pF and measured to 0.5 V change of output voltage level. Testing is performed at C_L = 50 pF and correlated to C_L = 5 pF.
- 7. Not production tested. Guaranteed by characterization.

t = Not Included in Group A Tests.



SWITCHING TEST CIRCUIT

AF004810

- Notes: 1. $C_L = 50$ pF for all tests except output enable/disable (includes scope probe, wiring, and stray capacitance without device in test fixture).
 - 2. CL = 5 pF for output enable/disable tests.
 - 3. V_T = 1.5 V.


Notes on Testing

Incoming test procedures on this device should be carefully planned, taking into account the complexity and power levels of the part. The following notes may be useful.

- Ensure the part is adequately decoupled at the test head.
 Large changes in V_{CC} current as the device switches may cause erroneous function failures due to V_{CC} changes.
- Do not leave inputs floating during any tests, as they may start to oscillate at high frequency.
- 3. Do not attempt to perform threshold tests at high speed. Following an input transition, ground current may change by as much as 400 mA in 5-8 ns. Inductance in the ground cable may allow the ground pin at the device to rise by hundreds of millivolts momentarily.
- 4. Use extreme care in defining input levels for AC tests. Many inputs may be changed at once, so there will be significant noise at the device pins and they may not actually reach V_{IL} or V_{IH} until the noise has settled. AMD recommends using $V_{IL} \leqslant 0$ V and $V_{IH} \geqslant 3$ V for AC tests.
- To simplify failure analysis, programs should be designed to perform DC, Function, and AC tests as three distinct groups of tests.
- 6. Changing the CODE ID inputs can cause loss of data in some of the Am29C60 internal latches. Specifically, the entire checkbit latch and bits 6 and 7 of the diagnostic latch are indeterminate after a change in CODE ID inputs.

Logic simulations should store "x" (i.e., "don't care") in these bits after CODE ID change. Test programs should reload these registers before they are used.


SWITCHING TEST WAVEFORMS




Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense.

2. Cross-hatched area is don't care condition.

Setup and Hold Times





Propagation Delay



Pulse Width

SWITCHING WAVEFORMS KEY TO SWITCHING WAVEFORMS





EQUIVALENT INPUT/OUTPUT CIRCUIT DIAGRAMS

