

# G65SC802 G65SC816

# **Microcircuits**

# **CMOS 8/16-Bit Microprocessor Family**

#### **Features**

- Advanced CMOS design for low power consumption and increased noise immunity
- Emulation mode for total software compatibility with 6502 designs
- Full 16-bit ALU, Accumulator, Stack Pointer, and Index Registers
- · Direct Register for "zero page" addressing
- 24 addressing modes (including 13 original 6502 modes)
- Wait for Interrupt (WAI) and Stop the Clock (STP) instructions for reduced power consumption and decreased interrupt latency
- 91 instructions with 255 opcodes
- · Co-Processor (COP) instruction and associated vector
- Powerful Block Move instructions

### Features (G65SC802 Only)

- 8-Bit Mode with both software and hardware (pin-to-pin) compatibility with 6502 designs (64 KByte memory space)
- Program selectable 16-bit operation
- Choice of external or on-board clock generation

### Features (G65SC816 Only)

- Full 16-bit operation with 24 address lines for 16 MByte memory
- Program selectable 8-Bit Mode for 6502 coding compatibility.
- Valid Program Address (VPA) and Valid Data Address (VDA) outputs for dual cache and DMA cycle steal implementation
- Vector Pull (VP) output indicates when interrupt vectors are being fetched. May be used for vectoring/prioritizing interrupts
- Abort interrupt and associated vector for interrupting any instruction without modifying internal registers
- Memory Lock (ML) for multiprocessor system implementation

### General Description


The G65SC802 and G65SC816 are ADV-CMOS (ADVanced CMOS) 16-bit microprocessors featuring total software compatibility with 8-bit NMOS and CMOS 6500 series microprocessors. The G65SC802 is pin-to-pin compatible with 8-bit 6502 devices currently available, while also providing full 16-bit internal operation. The G65SC816 provides 24 address lines for 16 MByte addressing, while providing both 8-bit and 16-bit operation.

Each microprocessor contains an Emulation (E) mode for emulating 8-bit NMOS and CMOS 6500-Series microprocessors. A software switch determines whether the processor is in the 8-bit emulation mode or in the Native 16-bit mode. This allows existing 8-bit system designs to use the many powerful features of the G65SC802 and G65SC816.

The G65SC802 and G65SC816 provide the system engineer with many powerful features and options. A 16-bit Direct Page Register is provided to augment the Direct Page addressing mode, and there are separate Program Bank Registers for 24-bit memory addressing. Other valuable features include:

- An Abort input which can interrupt the current instruction without modifying internal registers.
- Valid Data Address (VDA) and Valid Program Address (VPA) outputs which facilitate dual cache memory by indicating whether a data or program segment is being accessed.
- Vector modification by simply monitoring the Vector Pull (VP) output.
- Block Move instructions

CMD Microcircuits' G65SC802 and G65SC816 microprocessors offer the design engineer a new freedom of design and application, and the many advantages of state-of-the-art ADV-CMOS technology.



**ADVANCE INFORMATION** 

This is advance information and specifications are subject to change without notice.



Absolute Maximum Ratings: (Note 1)

ADSOIGLE IMAXIIIUIII Hamigo: (Now 1)							
Rating	Symbol	Value					
Supply Voltage	VDD	-0.3V to +7.0V					
Input Voltage	VIN	-0.3V to Vpp +0.3V					
Operating Temperature	TA	0°C to +70°C					
Storage Temperature	Ts	-55°C to +150°C					

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

#### Notes:

 Exceeding these ratings may cause permanent damage. Functional operation under these conditions is not implied.

DC Characteristics (All Devices):  $V_{DD}$  = 5.0V  $\pm 5\%$ ,  $V_{SS}$  = 0V,  $T_A$  = 0° C to +70° C

Parameter	Symbol	Min	Max	Unit
Input High Voltage RES, RDY, IRO, Data, SO, BE ABORT, NMI, \$\phi 2 (IN)	ViH	2.0 0.7 <b>V</b> od	VDD + 0.3 VDD + 0.3	V V
Input Low Voltage RES, RDY, IRQ, Data, SO, BE ABORT, NMI, \$2 (IN)	VIL	-0.3 -0.3	0.8 0.2	v v
Input Leakage Current (V <sub>IN</sub> = 0 to Vob) .  RES, NMI, IRQ, SO, BE, ABORT (Internal Pullup)  RDY (Internal Pullup, Open Drain)  \$\phi 2 (IN)\$  Address, Data, R/W (Off State, BE = 0)	lin	-100 -100 -1 -10	1 10 1 10	μΑ μΑ μΑ μΑ
Output High Voltage (IoH = -100μA) SYNC, Data, Address, R/W, ML, VP, M/X, E, VDA, VPA, φ1 (OUT), φ2 (OUT)	Vон	0.7 <b>V</b> DD		v
Output Low Voltage (Io. ± 1.6mA) SYNC, Data, Address, R/W, ML, VP, M/X, E, VDA, VPA,  \$\phi\$ (OUT), \$\phi\$ (OUT)	Vol	_	0.4	v
Supply Current 1 = 2 MHz (No Load)	lab	_ _ _ _	10 20 30 40	mA mA mA
Standby Current (No Load: Data Bus = Vss or Vpb, \$\phi 2(\text{IN}) = \overline{ABORT} = \overline{RES} = \overline{NM} = \overline{IRQ} = \overline{SO} = \overline{BE} = \overline{Vbb}\$	ISB		10	μΑ
Capacitance (Vin = 0V, Ta = 25°C, f = 2 MHz) Logic, φ2 (IN) Address, Data, R/W (Off State)	Cin Cts		10 15	pF pF

AC Characteristics (G65SC802):  $V_{DD} = 5.0V \pm 5\%$ ,  $V_{SS} = 0V$ ,  $T_{A} = 0^{\circ}$  to  $+70^{\circ}$  C

O Olial accounts (2000)		2M	Hz	4M	Hz	5M	Hz	6M	Hz	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Cycle Time	taya	500	DC	250	DC	200	DC	167	DC	nS
Clock Pulse Width Low	tpwl_	0.240	10	0.120	10	0.095	10	0.080	10	μS
Clock Pulse Width High	tрwн	240	œ	120	x	95	∞	80	œ	nS
Fall Time, Rise Time	tr, tr		10		10		5		5	nS
Delay Time, $\phi$ 2 (IN) to $\phi$ 1 (OUT)	t⊳ <i>φ</i> 1	_	40		40		35	-	30	nS
Delay Time, φ2 (IN) to φ2 (OUT)	toφ2		40		40	<u> </u>	35	L=_	30	nS
Address Hold Time	tah	10	<u> </u>	10		10		10		nS
Address Setup Time	tads	<u> </u>	100	<u> </u>	75		65		60	nS
Access Time	tacc	355	<u> </u>	130	_	100		85		nS
Read Data Hold Time	tohr.	10		10		10		10	<u> </u>	nS
Read Data Setup Time	tdsr	40	_	30		25	<u> </u>	20		nS
Write Data Delay Time	twos		100		70		65	<u> </u>	60	nS
Write Data Hold Time	tonw	10		10		10		10	_	nS
Processor Control Setup Time	tpcs	40		30		25		20	=	nS
Processor Control Hold Time	tpch	10	<u> </u>	10		10	<u> </u>	10	<u> </u>	nS
E Output Hold Time	tен	10		10		10	<u> </u>	10	<u> </u>	l nS
E Output Setup Time	tes	50		50		35	<u> </u>	25	<u> </u>	nS
Capacitive Load (Address, Data, and R/W)	CEXT		100		100		35		35	pF

30

nS




		2M	Hz	4M	Hz	5M	Hz	6M	Hz	
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Cycle Time	tcyc	500	DÇ	250	D	200	DC	167	DC	nS
Clock Pulse Width Low	tpwl	0.240	10	0.120	10	0.095	10	0.080	10	μS
Clock Pulse Width High	tрwн	240	œ	120	œ	95	8	80	∞	nS
Fall Time, Rise Time	tr, tr		10	1 —	10		5	_	5	nS
A0-A15 Hold Time	tан	10	_	10	_	10		10	_	nS
A0-A15 Hold Time	tads		100	<u> </u>	75		65	_	60	nS
BA0-BA7 Hold Time	tвн	10		10		10	_	10	_	nS
BA0-BA7 Setup Time	TBAS		100	<u> </u>	90		75		65	nS
Access Time	tacc	355		130		100		85	_	nS
Read Data Hold Time	tohr	10	<u> </u>	10	-	10		10		nS
Read Data Setup Time	tosa	40		30		25		20		nS
Write Data Delay Time	twos	<u> </u>	100	<u> </u>	70	_	65	<u> </u>	60	nS
Write Data Hold Time	tonw	10	_	10	<u> </u>	10		10		nS
Processor Control Setup Time	tecs	40	_	30		25	-	20	<u> </u>	nS
Processor Control Hold Time	tрсн	10	<u> </u>	10		10		10		nS
E,MX Output Hold Time	tен	10		10	_	10	_	10		nS
E,MX Output Setup Time	tes	50		50		35		25		nS
Capacitive Load (Address, Data, and R/W)	Сехт	<u> </u>	100		100		35		35	pF
BE to High Impedance State	tвнz	<u> </u>	30	<u> </u>	30	I —	30	l —	30	nS

**t**BVD

### Timing Diagram (G65SC802)

BE to High Impedance State

BE to Valid Data




Timing Notes: 1. Typical output load = 100 pF 2. Voltage levels are VL < 0.4V, VH > 2.4V

3. Timing measurement points are 0.8V and 2.0V







### Timing Notes:

- Typical output load = 100 pF
- Voltage levels are  $VL \le 0.4 V$ ,  $VH \ge 2.4 V$
- 3. Timing measurement points are 0.8V and 2.0V

### **Functional Description**

The G65SC802 offers the design engineer the opportunity to utilize both existing software programs and hardware configurations, while also achieving the added advantages of increased register lengths and faster execution times. The G65SC802's "ease of use" design and implementation features provide the designer with increased flexibility and reduced implementation costs. In the Emulation mode, the G65SC802 not only offers software compatibility, but is also hardware (pin-to-pin) compatible with 6502 designs... plus it provides the advantages of 16-bit internal operation in 6502-compatible applications. The G65SC802 is an excellent direct replacement microprocessor for 6502 designs.

The G65SC816 provides the design engineer with upward mobility and software compatibility in applications where a 16-bit system configuration is desired. The G65SC816's 16-bit hardware configuration, coupled with current software allows a wide selection of system applications. In the Emulation mode, the G65SC816 offers many advantages, including full software compatibility with 6502 coding. In addition, the G65SC816's powerful instruction set and addressing modes make it an excellent choice for new 16-bit designs.

Internal organization of the G65SC802 and G65SC816 can be divided into two parts: 1) The Register Section, and 2) The Control Section. Instructions (or opcodes) obtained from program memory are executed by implementing a series of data transfers within the Register Section. Signals that cause data transfers to be executed are generated within the Control Section. Both the G65SC802 and the G65SC816 have a 16-bit internal architecture with an 8-bit external data bus.

### Instruction Register and Decode

An opcode enters the processor on the Data Bus, and is latched into the Instruction Register during the instruction fetch cycle. This instruction is then decoded, along with timing and interrupt signals, to generate the various Instruction Register control signals

### Timing Control Unit (TCU)

The Timing Control Unit keeps track of each instruction cycle as it is ex-

ecuted. The TCU is set to zero each time an instruction fetch is executed, and is advanced at the beginning of each cycle for as many cycles as is required to complete the instruction. Each data transfer between registers depends upon decoding the contents of both the Instruction Register and the Timing Control Unit.

### Arithmetic and Logic Unit (ALU)

All arithmetic and logic operations take place within the 16-bit ALU. In addition to data operations, the ALU also calculates the effective address for relative and indexed addressing modes. The result of a data operation is stored in either memory or an internal register. Carry, Negative, Overflow and Zero flags may be updated following the ALU data operation.

Internal Registers (Refer to Figure 2, Programming Model)

### Accumulator (A)

The Accumulator is a general purpose register which stores one of the operands, or the result of most arithmetic and logical operations. In the Native mode (E=0), when the Accumulator Select Bit (M) equals zero, the Accumulator is established as 16 bits wide. When the Accumulator Select Bit (M) equals one, the Accumulator is 8 bits wide. In this case, the upper 8 bits (AH) may be used for temporary storage in conjunction with the Exchange AH and AL instruction.

### Data Bank (DB)

During the Native mode (E=0), the 8-bit Data Bank Register holds the default bank address for memory transfers. The 24-bit address is composed of the 16-bit instruction effective address and the 8-bit Data Bank address. The register value is multiplexed with the data value and is present on the Data/Address lines during the first half of a data transfer memory cycle for the G65SC816. The Data Bank Register is initialized to zero during Reset

#### Direct (D)

The 16-bit Direct Register provides an address offset for all instructions using direct addressing. The effective bank zero address is formed by adding the 8-bit instruction operand address to the Direct Register. The Direct Register is initialized to zero during Reset.



index (X and Y)

There are two Index Registers (X and Y) which may be used as general purpose registers or to provide an index value for calculation of the effective address. When executing an instruction with indexed addressing, the microprocessor fetches the opcode and the base address, and then modifies the address by adding the Index Register contents to the address prior to performing the desired operation. Pre-indexing or post-indexing of indirect addresses may be selected. In the Native mode (E=0), both Index Registers are 16 bits wide (providing the Index Select Bit (X) equals one, both registers will be 8 bits wide.

Processor Status (P)

The 8-bit Processor Status Register contains status flags and mode select bits. The Carry (C), Negative (N), Overflow (V), and Zero (Z) status flags serve to report the status of most ALU operations. These status flags are tested by use of Conditional Branch instructions. The Decimal (D), IRQ Disable (I), Memory/Accumulator (M), and Index (X) bits are used as mode select flags. These flags are set by the program to change microprocessor operations.

The Emulation (E) select and the Break (B) flags are accessible only through the Processor Status Register. The Emulation mode select flag is selected by the Exchange Carry and Emulation Bits (XCE) instruction. Table 2, G65SC802 and G65SC816 Mode Comparison, illustrates the features of the Native (E=0) and Emulation (E=1) modes. The M and X

flags are always equal to one in the Emulation mode. When an interrupt occurs during the Emulation mode, the Break flag is written to stack memory as bit 4 of the Processor Status Register.

Program Bank (PB)


The 8-bit Program Bank Register holds the bank address for all instruction fetches. The 24-bit address consists of the 16-bit instruction effective address and the 8-bit Program Bank address. The register value is multiplexed with the data value and presented on the Data/Address lines during the first half of a program memory read cycle. The Program Bank Register is initialized to zero during Reset.

Program Counter (PC)

The 16-bit Program Counter Register provides the addresses which are used to step the microprocessor through sequential program instructions. The register is incremented each time an instruction or operand is fetched from program memory.

Stack Pointer (S)

The Stack Pointer is a 16-bit register which is used to indicate the next available location in the stack memory area. It serves as the effective address in stack addressing modes as well as subroutine and interrupt processing. The Stack Pointer allows simple implementation of nested subroutines and multiple-level interrupts. During the Emulation mode, the Stack Pointer high-order byte (SH) is always equal to 01. The Bank Address is 00 for all Stack operations.





### Signal Description

The following Signal Description applies to both the G65SC802 and the G65SC816 except as otherwise noted

### Abort (ABORT)-G65SC816

The Abort input prevents modification of any internal registers during execution of the current instruction. Upon completion of this instruction, an interrupt sequence is initiated. The location of the aborted opcode is stored as the return address in Stack memory. The Abort vector address is 00FFF8, 9 (Emulation mode) or 00FFE8, 9 (Native mode). Abort is asserted whenever there is a low level on the Abort input, and the  $\phi$ 2 clock is high. The Abort internal latch is cleared during the second cycle of the interrupt sequence. This signal may be used to handle out-of-bounds memory references in virtual memory systems.

#### Address Bus (A0-A15)

These sixteen output lines form the Address Bus for memory and I/O exchange on the Data Bus. When using the G65SC816, the address lines may be set to the high impedance state by the Bus Enable (BE) signal.

#### Bus Enable (BE)

The Bus Enable input signal allows external control of the Address and Data Buffers, as well as the R/W signal. With Bus Enable high, the R/W and Address Buffers are active. The Data/Address Buffers are active during the first half of every cycle and the second half of a write cycle. When BE is low, these buffers are disabled. Bus Enable is an asynchronous signal

#### Data Bus (D0-D7)-G65SC802

The eight Data Bus lines provide an 8-bit bidirectional Data Bus for use during data exchanges between the microprocessor and external memory or peripherals. Two memory cycles are required for the transfer of 16-bit values

### Data/Address Bus (D0/BA0-D7/BA7)—G65SC816

These eight lines multiplex bits BA0-BA7 with the data value. The Bank address is present during the first half of a memory cycle, and the data value is read or written during the second half of the memory cycle. The Bank address external transparent latch should be latched when the  $\phi 2$  clock is high or RDY is low. Two memory cycles are required to transfer 16-bit values. These lines may be set to the high impedance state by the Bus Enable (BE) signal.

### Emulation Status (E)-G65SC816 (Also Applies to G65SC802, 44-Pin Version)

The Emulation Status output reflects the state of the Emulation (E) mode flag in the Processor Status (P) Register. This signal may be thought of as an opcode extension and used for memory and system management.

### Interrupt Request (IRQ)

The Interrupt Request input signal is used to request that an interrupt sequence be initiated. When the IRQ Disable (I) flag is cleared, a low input logic level initiates an interrupt sequence after the current instruction is completed. The Wait for Interrupt (WAI) instruction may be executed to ensure the interrupt will be recognized immediately. The Interrupt Request vector address is 00FFFE,F (Emulation mode) or 00FFEE,F (Native mode). Since IRQ is a level-sensitive input, an interrupt will occur if the interrupt source was not cleared since the last interrupt. Also, no interrupt will occur if the interrupt source is cleared prior to interrupt recognition

### Memory Lock (ML)-G65SC816 (Also Applies to G65SC802, 44-Pin Version)

The Memory Lock output may be used to ensure the integrity of Read-Modify-Write instructions in a multiprocessor system. Memory Lock indicates the need to defer arbitration of the next bus cycle. Memory Lock is low during the last three or five cycles of ASL, DEC, INC, LSR, ROL, ROR, TRB, and TSB memory referencing instructions, depending on the state of the M flag

### Memory/Index Select Status (M/X)—G65SC816

This multiplexed output reflects the state of the Accumulator (M) and Index (X) select flags (bits 5 and 4 of the Processor Status (P) Register) Flag M is valid during the φ2 clock positive transition. Instructions PLP, REP, RTI and SEP may change the state of these bits. Note that the M/X output may be invalid in the cycle following a change in the M or X bits. These bits may be thought of as opcode extensions and may be used for memory and system management.

### Non-Maskable Interrupt (NMI)

A high-to-low transition initiates an interrupt sequence after the current instruction is completed. The Wait for Interrupt (WAI) instruction may be executed to ensure that the interrupt will be recognized immediately. The Non-Maskable Interrupt vector addr<u>ess</u> is 00FFFA,B (Emulation mode) or 00FFEA,B (Native mode). Since NMI is an edge-sensitive input, an interrupt will occur if there is a negative transition while servicing a previous interrupt. Also, no interrupt will occur if NMI remains low

### Phase 1 Out (φ1 (OUT))—G65SC802

This inverted clock output signal provides timing for external read and write operations. Executing the Stop (STP) instruction holds this clock in the low state.

### Phase € In (φ2 (IN))

This is the system clock input to the microprocessor internal clock generator (equivalent to  $\phi 0$  (IN) on the 6502). During the low power Standby Mode, \$\phi 2 (IN) should be held in the high state to preserve the contents of internal registers.

### Phase 2 Out (φ2 (OUT))--G65SC802

This clock output signal provides timing for external read and write operations. Addresses are valid (after the Address Setup Time (TADS)) following the negative transition of Phase 2 Out. Executing the Stop (STP) instruction holds Phase 2 Out in the High state.


**Read/Write (R/W)** When the R/W output signal is in the high state, the microprocessor is reading data from memory or I/O. When in the low state, the Data Bus contains valid data from the microprocessor which is to be stored at the addressed memory location. When using the G65SC816, the R/W signal may be set to the high impedance state by Bus Enable (BE).

### Ready (RDY)

This bidirectional signal indicates that a Wait for Interrupt (WAI) instruction has been executed allowing the user to halt operation of the microprocessor. A low input logic level will halt the microprocessor in its current state (note that when in the Emulation mode, the G65SC802 stops only during a read cycle). Returning RDY to the active high state allows the microprocessor to continue following the next Phase 2 In Clock negative transition. The RDY signal is internally pulled low following the execution of a Wait for Interrupt (WAI) instruction, and then returned to the high state when a RES, ABORT, NMI, or IRQ external interrupt is provided. This feature may be used to eliminate interrupt latency by placing the WAI instruction at the beginning of the IRQ servicing routine. If the IRQ Disable flag has been set, the next instruction will be executed when the IRQ occurs. The processor will not stop after a WAI instruction if RDY has been forced to a high state. The Stop (STP) instruction has no effect on RDY.

### Reset (RES)

The Reset input is used to initialize the microprocessor and start program execution. The Reset input buffer has hysteresis such that a simple R-C timing circuit may be used with the internal pullup device. The RES signal must be held low for at least two clock cycles after Voo reaches operating voltage. Ready (RDY) has no effect while RES is being held low. During this Reset conditioning period, the following processor initialization takes place:



STP and WAI instructions are cleared.

			Signais	
Ε	=	1	<u>VD</u> A	= 0
M/X	z	1	VP	= 1
R/W	÷	1	VPA	= 0
SYNC	-	0		

When Reset is brought high, an interrupt sequence is initiated:

- R/W remains in the high state during the stack address cycles.
- The Reset vector address is 00FFFC,D.



Set Overflow (SO)-G65SC802

A negative transition on this input sets the Overflow (V) flag, bit 6 of the Processor Status (P) Register.

Synchronize (SYNC)-G65SC802

The SYNC output is provided to identify those cycles during which the microprocessor is fetching an opcode. The SYNC signal is high during an opcode fetch cycle, and when combined with Ready (RDY), can be used for single instruction execution.

### Valid Data Address (VDA) and

### Valid Program Address (VPA)—G65SC816

These two output signals indicate the type of memory being accessed by the address bus. The following coding applies: VDA VPA

Internal Operation-Address and Data Bus available. 0 n Address outputs may be invalid due to low byte additions only.

- 1 Valid program address-may be used for program cache 0 control.
- Valid data address-may be used for data cache control 0 Opcode fetch-may be used for program cache control

and single step control.

### Vop and Vss

Vod is the positive supply voltage and Vss is system ground. When using only one ground on the G65SC802 DIP package, pin 21 is preferred.

### Vector Pull (VP)-G65SC816 (Also Applies to G65SC802, 44-Pin Version)

The Vector Pull output indicates that a vector location is being addressed during an interrupt sequence. VP is low during the last two interrupt sequence cycles, during which time the processor reads the interrupt vector. The VP signal may be used to select and prioritize interrupts from several sources by modifying the vector addresses.




Figure 2. Programming Model

### Table 1. G65SC802 and G65SC816 Compatibility

Function	G65SC802/816 Emulation	G65SC02	NMOS 6502
Decimal Mode:  • After Interrupts • N, Z Flags • ADC, SBC	0 D Valid No added cycle	0 → D Valid Add 1 cycle	Not initialized Undefined No added cycle
Read-Modify-Write:  • Absolute Indexed, No Page Crossing  • Write  • Memory Lock	7 cycles Last 2 cycles Last 3 cycles	6 cycles Last cycle Last 2 cycles	7 cycles Last 2 cycles Not available
Jump Indirect:  Cycles Jump Address, Operand = XXFF	5 cycles Correct	6 cycles Correct	5 cycles Invalid
Branch or Index Across Page Boundary	Read last program byte	Read last program byte	Read invalid address
0 → RDY During Write	G65SC802: Ignored until read Processor stops G65SC816: Processor stops		Ignored until read
Write During Reset	No	Yes	No
Unused Opcodes	No operation	No operation	Undefined
φ1 (OUT), φ2 (OUT), SO, SYNC Signals	Available with G65SC802 only	Available	Available
RDY Signal	Bidirectional	Input	Input



Table 2. G65SC802 and G65SC816 Mode Comparison

Function	Emulation (E = 1)	Native (E = 0)
Stack Pointer (S)	8 bits in page 1	16 bits
Direct Index Address	Wrap within page	Crosses page boundary
Processor Status (P):  • Bit 4	Always one, except zero in stack after hardware interrupt	X flag (8/16-bit Index)
• Bit 5	Always one	M flag (8/16-bit Accumulator)
Branch Across Page Boundary	4 cycles	3 cycles
Vector Locations. ABORT BRK COP IRQ NMI RES	OOFFF8,9 OOFFFE,F OOFFF4,5 OOFFFE,B OOFFFA,B OOFFFC,D	OOFFE8,9 OOFFE6,7 OOFFE4,5 OOFFEA,B OOFFEC,D (1 E)
Program Bank (PB) During Interrupt, RTI	Not pushed, pulled	Pushed and pulled
0 - RDY During Write	G65SC802: Ignored until read G65SC816: Processor stops	Processor stops
Write During Read-Modify-Write	Last 2 cycles	Last 1 or 2 cycles depending on M flag

### G65SC802 and G65SC816 Microprocessor Addressing Modes

The G65SC816 is capable of directly addressing 16 MBytes of memory. This address space has special significance within certain addressing modes, as follows:

### Reset and Interrupt Vectors

The Reset and Interrupt vectors use the majority of the fixed addresses between 00FFE0 and 00FFFF.

The Native mode Stack address will always be within the range 000000 to 00FFFF. In the Emulation mode, the Stack address range is 000100 to 0001FF. The following opcodes and addressing modes can increment or decrement beyond this range when accessing two or three bytes: JSL; JSR (a,x); PEA; PEI; PER; PHD; PLD; RTL; d,s; (d,s),y.

### Direct

The Direct addressing modes are often used to access memory registers and pointers. The contents of the Direct Register (D) is added to the offset contained in the instruction operand to produce an address in the range 000000 to 00FFFF. Note that in the Emulation mode, [Direct] and [Direct],y addressing modes and the PEI instruction will increment from 0000FE or 0000FF into the Stack area, even if D=0

### Program Address Space

The Program Bank register is not affected by the Relative, Relative Long, Absolute, Absolute Indirect, and Absolute Indexed Indirect addressing modes or by incrementing the Program Counter from FFFF. The only instructions that affect the Program Bank register are: RTI, RTL, JML, JSL, and JMP Absolute Long. Program code may exceed 64K bytes although code segments may not span bank boundaries.

### **Data Address Space**

The data address space is contiguous throughout the 16 MByte address space. Words, arrays, records, or any data structures may span 64 KByte bank boundaries with no compromise in code efficiency. As a result, indexing from page FF in the G65SC802 may result in data accessed in page zero. The following addressing modes generate 24-bit effective addresses

- Direct Indexed Indirect (d x)
- Direct Indirect Indexed (d),y
- · Direct Indirect (d)
- · Direct Indirect Long [d]
- Direct Indirect Indexed Long [d],y
- Absolute
- Absolute.x
- Absolute,y
- Absolute long

- Absolute long indexed
- Stack Relative Indirect Indexed (d,s),y

The following addressing mode descriptions provide additional detail as to how effective addresses are calculated.

Twenty-four addressing modes are available for use with the G65SC802 and G65SC816 microprocessors. The "long" addressing modes may be used with the G65SC802; however, the high byte of the address is not available to the hardware. Detailed descriptions of the 24 addressing modes are as follows:

### 1. Immediate Addressing—#

The operand is the second byte (second and third bytes when in the 16-bit mode) of the instruction.

### 2 Absolute—a

With Absolute addressing the second and third bytes of the instruc-tion form the low-order 16 bits of the effective address. The Data Bank Register contains the high-order 8 bits of the operand address.

Instruction:	opcode	addrl	addrh
Operand Address:	DB	addrh	addrl


### 3. Absolute Long-al

The second, third, and fourth byte of the instruction form the 24-bit effective address

0.1.0011.10 0.00				
Instruction:	opcode	addrl	addirh	baddr
Operand Address:	baddr	addrh	addrl	

#### 4. Direct-d

The second byte of the instruction is added to the Direct Register (D) to form the effective address. An additional cycle is required when the Direct Register is not page aligned (DL not equal 0). The Bank register is always 0.



### 5. Accumulator—A

This form of addressing always uses a single byte instruction. The operand is the Accumulator.



### 6. Implied ---

Implied addressing uses a single byte instruction. The operand is implicitly defined by the instruction.


### 7. Direct Indirect Indexed—(d),y

This address mode is often referred to as Indirect.Y. The second byte of the instruction is added to the Direct Register (D). The 16-bit contents of this memory location is then combined with the Data Bank register to form a 24-bit base address. The Y Index Register is added to the base address to form the effective address.

Instructio	n:	opcode	offset
			Direct Register
		+	offset
		00	direct address
then:		00	(direct address)
	+	ОВ	<u> </u>
			base address
	+		Y Reg
Operand Address:		et	fective address


#### 8. Direct Indirect Indexed Long-[d],y

With this addressing mode, the 24-bit base address is pointed to by the sum of the second byte of the instruction and the Direct Register. The effective address is this 24-bit base address plus the Y Index Register.




### 9. Direct Indexed Indirect—(d,x)

This address mode is often referred to as Indirect, X. The second byte of the instruction is added to the sum of the Direct Register and the X Index Register. The result points to the low-order 16 bits of the effective address. The Data Bank Register contains the highorder 8 bits of the effective address.




### 10. Direct Indexed With X-d.x

The second byte of the instruction is added to the sum of the Direct Register and the X Index Register to form the 16-bit effective address. The operand is always in Bank 0.



### 11. Direct indexed With Y-d,y

The second byte of the instruction is added to the sum of the Direct Register and the Y Index Register to form the 16-bit effective address. The operand is always in Bank 0.



### 12. Absolute Indexed With X-a,x

The second and third bytes of the instruction are added to the X Index Register to form the low-order 16 bits of the effective address. The Data Bank Register contains the high-order 8 bits of the effective address.

Operand Address:	-4	fective add		
	+		-	X Reg
	DB	addrh		addri
Instruction:	opcode	addrl		addrh

### 13. Absolute Indexed With Y-a,y

The second and third bytes of the instruction are added to the Y Index Register to form the low-order 16 bits of the effective address. The Data Bank Register contains the high-order 8 bits of the effective address.

Instruction: [	opcode	addrl	$\perp$	addrh
[	DB	addrh	1	addri
	+		ł	Y Reg
Operand Address:	eff	ective add	ress	

### 14. Absolute Long Indexed With X-al,x

The second, third and fourth bytes of the instruction form a 24-bit base address. The effective address is the sum of this 24-bit address and the X Index Register.

Instruction: [	opcode	addrl	addrh	baddr
1	baddr	addrh	addrl	l
	+		X Reg	
Operand Address:	eff	ective addre	ess	



### 15. Program Counter Relative—r

This address mode, referred to as Relative Addressing, is used only with the Branch instructions. If the condition being tested is met, the second byte of the instruction is added to the Program Counter, which has been updated to point to the opcode of the next instruction. The offset is a signed 8-bit quantity in the range from -128 to 127. The Program Bank Register is not affected.

### 16. Program Counter Relative Long-rl

This address mode, referred to as Relative Long Addressing, is used only with the Unconditional Branch Long instruction (BRL) and the Push Effective Relative instruction (PER). The second and third bytes of the instruction are added to the Program Counter, which has been updated to point to the opcode of the next instruction. With the branch instruction, the Program Counter is loaded with the result. With the Push Effective Relative instruction, the result is stored on the stack. The offset and result are both an unsigned 16-bit quantity in the range 0 to 65535.

### 17. Absolute Indirect—(a)

The second and third bytes of the instruction form an address to a pointer in Bank 0. The Program Counter is loaded with the first and second bytes at this pointer. With the Jump Long (JML) instruction. the Program Bank Register is loaded with the third byte of the

Instruction:	opcode	addrl	addrh		
Indirect Ad	Idress =	00	addrh	addrl	1
New PC =	(indirect add	ress)			


with JML

New PC = (indirect address)

New PB = (indirect address +2)


### 18. Direct Indirect—(d)

The second byte of the instruction is added to the Direct Register to form a pointer to the low-order 16 bits of the effective address. The Data Bank Register contains the high-order 8 bits of the effective address



### 19. Direct Indirect Long-[d]

The second byte of the instruction is added to the Direct Register to form a pointer to the 24-bit effective address.



#### 20. Absolute Indexed Indirect—(a,x)

The second and third bytes of the instruction are added to the X Index Register to form a 16-bit pointer in Bank 0. The contents of this pointer are loaded in the Program Counter. The Program Bank Register is not changed

Instruction	on: opcode	addrl	addrh
		addrh	addri
			X Reg
	00	add	ress
then:	PC = (addre	ess)	

#### 21. Stack-s

Stack addressing refers to all instructions that push or pull data from the stack, such as Push, Pull, Jump to Subroutine, Return from Subroutine, Interrupts, and Return from Interrupt. The bank address is always 0. Interrupt Vectors are always fetched from Bank 0.

#### 22. Stack Relative-d,s

The low-order 16 bits of the effective address is formed from the sum of the second byte of the instruction and the Stack Pointer. The high-order 8 bits of the effective address is always zero. The relative offset is an unsigned 8-bit quantity in the range of 0 to 255.

Instruction:	opcode	offset	
		Stack	Pointer
	+		offset
Operand Address:	00	effectiv	e address

### 23. Stack Relative Indirect Indexed—(d,s),y

The second byte of the instruction is added to the Stack Pointer to form a pointer to the low-order 16-bit base address in Bank 0. The Data Bank Register contains the high-order 8 bits of the base address. The effective address is the sum of the 24-bit base address and the Y Index Register.

instruction:	opcode	offset
		Stack Pointer
	+	offset
	00	S + offset
hen:		S + offset
+	DB	
	i i	base address
+		Y Reg
Operand Address:	e	ffective address

### 24. Block Source Bank, Destination Bank—xyc

This addressing mode is used by the Block Move instructions. The second byte of the instruction contains the high-order 8 bits of the destination address. The Y Index Register contains the low-order to bis of the destination address. The third byte of the instruction contains the high-order 8 bits of the source address. The X Index Register contains the low-order 16 bits of the source address. The Accumulator contains one less than the number of bytes to move The second byte of the block move instructions is also loaded into the Data Bank Register.

Instruction:	opcode	dstbnk	srcbnk
		dstbnk	→ DB
Source Address:		srcbnk	X Reg
Destination Address:		DB	Y Reg

Increment (MVN) or decrement (MVP) X and Y. Decrement A, (if greater than zero), then PC-3 - PC



### Notes on G65SC802/816 Instructions

### All Opcodes Function in All Modes of Operation

It should be noted that all opcodes function in all modes of operation. However, some instructions and addressing modes are intended for G65SC816 24-bit addressing and are therefore less useful for the G65SC802. The following is a list of instructions and addressing modes which are primarily intended for G65SC816 use:

JSL; RTL; [d]; [d],y; JMP al; JML; al; al,x

The following instructions may be used with the G65SC802 even though a Bank Address is not multiplexed on the Data Bus:

PHK; PHB; PLB

The following instructions have "limited" use in the Emulation mode:

- The REP and SEP instructions cannot modify the M and X bits when in the Emulation mode. In this mode the M and X bits will always be
- When in the Emulation mode, the MVP and MVN instructions only move date in page zero since X and Y Index Register high byte is zero.

#### Indirect Jumps

The JMP (a) and JML (a) instructions use the direct Bank for indirect addressing, while JMP (a,x) and JSR (a,x) use the Program Bank for indirect address tables.

Switching Modes

When switching from the Native mode to the Emulation mode, the X and M bits of the Status Register are set high (logic 1), the high byte of the Stack is set to 01, and the high bytes of the X and Y Index Registers are set to 00. To save previous values, these bytes must always be stored before changing modes. Note that the low byte of the S, X and Y Registers and the low and high byte of the Accumulator AL and AH are not affected by a mode change.

### WAI Instruction

The WAI instruction pulls RDY low and places the processor in the WAI "low power" mode. NMI, IRQ or RESET will terminate the WAI condition and transfer control to the interrupt handler routine. Note that an ABORT input will abort the WAI instruction, but will not restart the processor. When the Status Register I flag is set (IRQ disabled), the IRQ interrupt will cause the next instruction (following the WAI instruction) to be executed without going to the IRQ interrupt handler. This method results in the highest speed response to an IRQ input. When an interrupt is received after an ABORT which occurs during the WAI instruction, the processor will return to the WAI instruction. Other than RES (highest priority), ABORT is the next highest priority, followed by NMI or IRQ interrupts.

#### STP Instruction

The STP instruction disables the φ2 clock to all circuitry. When disabled, the  $\phi 2$  clock is held in the high state. In this case, the Data Bus will remain in the data transfer state and the Bank address will not be multiplexed onto the Data Bus. Upon executing the STP instruction, the RES signal is the only input which can restart the processor. The processor is restarted by enabling the  $\phi2$  clock, which occurs on the falling edge of the RES input. Note that the external oscillator must be stable and operating properly before RES goes high.

### Tranfers from 8-Bit to 16-Bit, or 16-Bit to 8-Bit Registers

All transfers from one register to another will result in a full 16-bit output from the source register. The destination register size will determine the number of bits actually stored in the destination register and the values stored in the processor Status Register. The following are always 16-bit transfers, regardless of the accumulator size:

TCS; TSC; TCD; TDC

#### Stack Transfers

When in the Emulation mode, a 01 is forced into SH. In this case, the B Accumulator will not be loaded into SH during a TCS instruction. When in the Native mode, the B Accumulator is transferred to SH. Note that in both the Emulation and Native modes, the full 16 bits of the Stack Register are transferred to the Accumulator, regardless of the state of the M bit in the Status Register.



### Interrupt Processing Sequence

The interrupt processing sequence is initiated as the direct result of hardware Abort, Interrupt Request, Non-Maskable Interrupt, or Reset inputs. The interrupt sequence can also be initiated as a result of the Break or Co-Processor instructions within the software. The following listings describe the function of each cycle in the interrupt processing sequence:

Hardware Interrupt—ABORT, IRQ, NMI, RES Inputs

Cycle E = 0	e No. ⊢E - 1	Address	Data	R/W	SYNC	VDA	VPA	VP	Description
	1	PC	×	1	1	1	1	1	Internal Operation
	,	PC	l û	1	0	a	0	1	Internal Operation
2	ווין ו	, ,	PB	l ò	ĺō	1	0	1	Write PB to Stack, S-1 - S
3	[']	Š	PCH [2]	0 [3]	l ō	1	0	1 1	Write PCH to Stack, S-1 → S
4	3	3	PCL [2]	0 [3]	ا o	1	Ò	1	Write PCL to Stack, S-1 → S
5	-	3	P [4]	0 [3]	ō	1	0	1	Write P to Stack, S-1 - S
7	1 2	l vL	(VL)	1	ا هُ	1 1	0	0	Read Vector Low Byte, 0 + Pp, 1 + Pi,00 + PB
8	7	l vh	(VH)	l i	Ō	1	o	0	Read Vector High Byte

### Software Interrupt—BRK, COP Instructions

Cycle	e No.			_ ==				l <del></del>	Description
E = 0	[ E ÷ 1	Address	Data	R/W	SYNC	VDA	VPA	VP	Description
	1	PC-2	X	1	1	1	1	1 1	Opcode
,	2	PC-1	i x	1 1	l o	0	1	1 1	Signature
2	[1]	S	PB	1 0	1 0	1	0	1	Write PB to Stack, S-1 → S
4	3	Š	PCH	l ō	0	1	0	1	Write PCH to Stack, S-1 - S
5	J 4	Š	PCL	0	0	1	1 0	1	Write PCL to Stack, S-1 → S
6	-	Š	P	0	0	1 1	0	1	Write P to Stack, S-1 - S
7	6	ν̈́L	(VL)	1	l o	1	0	0	Read Vector Low Byte, 0 - Pp, 1 - Pi, 00 - Pi
0	7	l vh	(VH)	l i	o	1	Ö	0	Read Vector High Byte

#### Notes:

- [1] Delete this cycle in Emulation mode.
- [2] Abort writes address of aborted opcode.
   [3] R/W remains in the high state during Reset.
- [4] In Emulation mode, bit 4 written to stack is changed to 0.

**Table 3. Vector Locations** 

Name	Source	Emulation (E = 1)	Native (E = 0)	Priority Level		
ABORT	Hardware	00FFF8,9	00FFE8,9	2		
BRK	Software	OOFFFE,F	00FFE6,7	N/A		
COP	Software	00FFF4.5	00FFE4,5	N/A		
IRQ	Hardware	OOFFFE.F	00FFEE,F	4		
NMI	Hardware	00FFFA,B	00FFEA.B	3		
RES	Hardware	00FFFC.D	00FFFC.D	1		
			(1 → E)			



## Table 4. G65SC802 and G65SC816 Instruction Set—Alphabetical Sequence

			01.11
ADC	Add Memory to Accumulator with Carry	PHA	Push Accumulator on Stack
AND	"AND" Memory with Accumulator	PHB	Push Data Bank Register on Stack
ASL	Shift One Bit Left, Memory or Accumulator	PHD	Push Direct Register on Stack
BCC.	Branch on Carry Clear (Pc = 0)	PHK	Push Program Bank Register on Stack
BCS.	Branch on Carry Set (Pc = 1)	PHP	Push Processor Status on Stack
BEQ	Branch if Equal (Pz = 1)	PHX	Push Index X on Stack
BIT	Bit Test	PHY	Push Index Y on Stack
BMI	Branch if Result Minus (PN = 1)	PLA	Pull Accumulator from Stack
BNE	Branch if Not Equal (Pz = 0)	PLB	Pull Data Bank Register from Stack
BPL	Branch if Result Plus (Pn = 0)	PLD	Pull Direct Register from Stack
BRA	Branch Always	PLP	Pull Processor Status from Stack
BRK	Force Break	PLX	Pull Index X from Stack
BRL	Branch Always Long	PLY	Pull Index Y form Stack
BVC	Branch on Overflow Clear (Pv = 0)	REP	Reset Status Bits
BVS	Branch on Overflow Set (Pv = 1)	ROL	Rotate One Bit Left (Memory or Accumulator)
CLC	Clear Carry Flag	ROR	Rotate One Bit Right (Memory or Accumulator)
CLD	Clear Decimal Mode	RTI	Return from Interrupt
CLD	Clear Interrupt Disable Bit	RTL	Return from Subroutine Long
	=:==: · · · · · · · · · ·	RTS	Return from Subroutine
CLV	Clear Overflow Flag	SBC	Subtract Memory from Accumulator with Borrow
CMP.		SEC	Set Carry Flag
COP	Coprocessor	SED	Set Decimal Mode
CPX	Compare Memory and Index X	SEI	Set Interrupt Disable Status
CPY	Compare Memory and Index Y	SEP	Set Processor Status Bits
DEC.	Decrement Memory or Accumulator by One	STA	Store Accumulator in Memory
DEX	Decrement Index X by One	STP	Stop the Clock
DEY	Decrement Index Y by One	STX	Store Index X in Memory
EOR	"Exclusive OR" Memory with Accumulator	STY	Store Index Y in Memory
INC*	Increment Memory or Accumulator by One	STZ	Store Zero in Memory
INX	Increment Index X by One	TAX	Transfer Accumulator to Index X
INY	Increment Index Y by One	TAY	Transfer Accumulator to Index Y
JML		TCD.	Transfer Accumulator to Direct Register
JMP	Jump to New Location		Transfer Accumulator to Stack Pointer Register
JSL	Jump Subroutine Long	TCS*	
JSR	Jump to New Location Saving Return Address	LDC.	Transfer Direct Register to Accumulator
LDA	Load Accumulator with Memory	TRB	Test and Reset Bit
LDX	Load Index X with Memory	TSB	Test and Set Bit
LDY	Load Index Y with Memory	TSC.	Transfer Stack Pointer Register to Accumulator
LSR	Shift One Bit Right (Memory or Accumulator)	TSX	Transfer Stack Pointer Register to Index X
MVN	Block Move Negative	TXA	Transfer Index X to Accumulator
MVP	Block Move Positive	TXS	Transfer Index X to Stack Pointer Register
NOP	No Operation	TXY	Transfer Index X to Index Y
ORA	"OR" Memory with Accumulator	TYA	Transfer Index Y to Accumulator
PEA	Push Effective Absolute Address on Stack (or Push Immediate	TYX	Transfer Index Y to Index X
	Data on Stack)	WAI	Wait for Interrupt
PEI	Push Effective Indirect Address on Stack (add one cycle	XBA.	Exchange AH and AL
	if DL ≠ 0)	XC€	Exchange Carry and Emulation Bits
PER	Push Effective Program Counter Relative Address on Stack		
	•		

### \*Common Mnemonic Aliases

Mnemonic	Allas
BCC	BLT
BCS	BGE
CMP	CPA
DEC A	DEA
INC A	INA
TCD	TAD
TCS	TAS
TDC	TDA
TSC	TSA
XBA	SWA

<sup>&</sup>quot;JSL should be recognized as equivalent to JSR when it is specified with long absolute addresses.

JML is equivalent to JMP with long addressing forced.



## Table 5. Arithmetic and Logical Instructions

#### Addressing Mode

		OPERA	TION																			SN C
MNE-	M/X	E-1 or E-0 and M/X-1	E-0 and M/X=0	immed	accum	dir	dir,x	dir.y	(dir)	(dir,x)	(dir),y	[dlr]	[dlr],y	*P*	abs,x	abs,y	abs.	#ps1,x	d,s	(d,s),y	STATUS NVMIXDIZC	MNEMONIC
ADC AND ASL (2) BIT (1)	Pm Pm Pm Pm	AL+B+Pc -AL ALAB -AL Pc- B- 0 ALAB	A+W+Pc -A AAW -A Pc- W- 0 AAW	69 29 89	0A	65 25 06 24	75 35 16 34		72 32	61 21	71 31	67 27	77 37	6D 2D 0E 2C	7D 3D 1E 3C	79 39	6F 2F	7F 3F	63 23	73 33	N V Z C N Z . N Z C N V Z .	ADC AND ASL BIT
CMP GPX GPY DEC (2)	Pm Px Px Pm	AL-B XL-B YL-B B-1 -B	A-W X-W Y-W W-1 -W	C9 E0 CD	ЗА	C5 E4 C4 C6	D5 D6		D2	C1	D1	C7	D7	CD EC CC CE	DD DE	D9	CF	DF	C3	D3	N Z C N Z C N Z C N Z C N Z C	CMP CPX CPY DEC
EOR INC (2) LDA LDX	Pm Pm Pm Px	AL♥B -AL B+1 -B B -AL B -XL	A <del>V</del> W -A W+1 -W W -A W -X	49 A9 A2	1A	45 E6 A5 A6	55 F6 <b>B</b> 5	В6	52 B2	41 A1	51 B1	47 A7	57 B7	4D EE AD AE	50 FE BD	59 B9 BE	4F AF	5F BF	43 A3	53 B3	N Z .	EOR INC LDA LDX
LDY LSR (2) ORA ROL (2)	Px Pm Pm Pm	B -YL 0 -B -Pc ALVB -AL Pc- B- Pc	W -Y 0 -W -Pc AVW -A PC- WPc	A0 09	4A 2A	A4 46 05 26	B4 56 15 36		12	01	11	07	17	AC 4E 0D 2E	BC 5E 1D 3E	19	0F	1F	03	13	N Z C C N Z C N Z C	LDY LSR ORA ROL
ROR (2) SBC STA (7) STX	Pm Pm Pm Px	PC -B -Pc AL-B-Pc -AL AL -B XL -B	Pc -W -Pc A-W-Pc -A A -W X -W	E9	6A	66 E5 85 86	76 F5 95	96	F2 92	E1 81	F1 91	E7 87	F7 <b>9</b> 7	6E ED 8D 8E	7E FD 9D	F9 99	EF 8F	FF 9F	E3 83	F3 93	N Z C N V Z C	ROR SBC STA STX
STY STZ (7) TRB (8) TSB (8)	Px Pm Pm Pm	YL -B O -B ALAB -B ALVB -8	Y -W 0 -W A/W -W A/W -W			84 64 14 04	94 74							8C 9C 1C 0C	9E							STY STZ TRB TSB
						1	-	add o	ne c	ycle I	DL ≠	0 -	_	<u> </u>		,		_	т	_	1	
Emulation Native (i 8 bit (Ma	E=0) N		cycles bytes	2	1	2	2	2	5	6 2	5 (3)	6	6	3	4 (3) 3	4 (3) 3	5 4	4	2	2		
Native N 16 bit (N	lade (		cycles bytes	3	2	4	5 2	5	6	7	6	7	7 2	5 3	5	5	6	5	5	2	4	

V logical OR

Λ logical AND

→ logical exclusive OR
 + arithmetic addition

arithmetic subtraction

≠ not equal

status bit not affected

byte per effective address

W word per effective address r relative offset

A Accumulator, AL low half of Accumulator

X Index Register, XL low half of X register
 Y Index Register, YL low half of Y register

Pc carry bit

M/X effective mode bit in Status Register (Pm or Px)

Ws word per stack pointer

Bs byte per stack pointer

#### Votes:

- BIT instruction does not affect N and V flags when using immediate addressing mode. When using other addressing modes, the N and V flags
  are respectively set to bits 7 and 6 or 15 and 14 of the addressed memory depending on mode (byte or word).
- For all Read/Modify/Write instruction addressing modes except accumulator— Add 2 cycles for E=1 or E=0 and Pm=1 (8-bit mode).
   Add 3 cycles for E=0 and Pm=0 (16-bit mode).
- 3. Add one cycle when indexing across page boundary and E=1 except for STA and STZ instructions.
- 4. If E=1 then 1 -SH and XL -SL. If E=0 then X→S regardless of Pm or Px.
- 5. Exchanges the carry (Pc) and E bits. Whenever the E bit is set the following registers and status bits are locked into the indicated state: XH=0, YH=0, SH=1, Pm=1, Px=1.
- 6. Add 1 cycle if branch is taken. In Emulation (E=1) mode only—add 1 cycle if the branch is taken and crosses a page boundary.
- 7. Add 1 cycle in Emulation mode (E=1) for (dir),y; abs,x; and abs,y addressing modes
- 8. With TSB and TRB instruction, the Z flag is set or cleared by the result of AAB or AAW. For all Read/Modify:Write instruction addressing modes except accumulator—Add 2 cycles for E=0 and Pm=1 (8-bit mode). Add 3 cycles for E=0 and Pm=0 (16-bit mode).



Table 6. Branch, Transfer, Push, Pull, and Implied Addressing Mode Instructions

Mnemonic	Bytes	M/X	Cycles	Operation 8 Bit	Cycles	Operation 16 Bit	Implied	Stack	Relative	Status NVMXDIZC	Mnemonic
BCC (6) BCS (6) BEQ (6) BMI (6)	2 2 2 2	1111	2 2 2 2	PC+r -PC PC+r -PC PC+r -PC PC+rPC	2 2 2 2	PC+r-PC PC+r-PC PC+r-PC PC+r-PC			90 B0 F0 30		BCC BCS BEQ BMI
BNE (6) BPL (6) BRA (6) BVC (6)	2 2 2 2		2 2 2 2	PC+r -PC PC+r -PC PC+r -PC PC+r-PC	2 2 2 2	PC+r-PC PC+r-PC PC+r-PC PC+r-PC			D0 10 80 50		BNE BPL BRA BVC
BVS (6) CLC CLD CLI	2 1 1	- - -	2 2 2 2	PC+r -PC 0-Pc 0-Pd 0-Pi	2 2 2 2	PC+r -PC 0 -Pc 0 -Pd 0 -Pi	18 D8 58		70		BVS CLC CLD CLI
CLV DEY INX	1 1 1	Px Px Px Px	2 2 2 2	0-Pv XL-1 +XL YL-1 +YL XL+1 -XL	2 2 2 2	0-Pv X-1-X Y-1-Y X+1-X	B8 CA 88 E8			N Z . N Z . N Z .	CLV DEX DEY INX
INY NOP PEA PEI	1 1 3 2	Px - -	2 2 5 6	YL+1 YL no operation W-Ws, S-2S WWs, S-2S	2 2 5 6	Y+1 -Y no operation same same	C8 EA	F4 D4		N Z .	INY NOP PEA PEI
PER PHA PHB PHD	3 1 1	_ Pm  	6 3 3 4	W -Ws, S-2-S AL -Bs, S-1-S DB-Bs, S-1-S D-Ws, S-2-S	6 4 3 4	same A→Ws, S-2→S same same		62 48 8B 0B			PER PHA PHB PHD
PHK PHP PHX PHY	1 1 1	— Px Px	3 3 3 3	PB -Bs, S-1 -S P-Bs, S-1 -S XL -Bs, S-1 -S YL -Bs, S-1 -S	3 3 4 4	same same X-Ws, S-2-S Y-Ws, S-2-S		4B 08 DA 5A			PHK PHP PHX PHY
PLA PLB PLD PLP	1 1 1	Pm  	4 4 5 4	S+1-S, Bs -AL S+1-S, Bs -DB S+2-S, Ws -D S+1-S, Bs -P	5 4 5 4	S+2 ·S, Ws-A same same same		68 AB 2B 28		N Z . N Z . N Z . N V M X D I Z C	PLA PLB PLD PLP
PLX PLY SEC SED	1 1 1 1	Px Px —	4 4 2 2	S+1-S, Bs-XL S+1-S, Bs-YL 1-Pc 1-Pd	5 5 2 2	S+2-S, Ws-X S+2-S, Ws-Y 1-Pc 1-Pd	38 F8	FA 7A		N Z . N Z . 	PLX PLY SEC SED
SEI TAX TAY TCD	1 1 1	Px Px	2 2 2 2	1-Pi AL-XL AL-YL AD	2 2 2 2	1-Pi A-X A-Y A-D	78 AA A8 5B			N Z . N Z . N Z .	SEI TAX TAY TCD
TCS TDC TSC TSX	1 1 1	_ _ _ Px	2 2 2 2	A~S D~A S~A SL~XL	2 2 2 2	A -S D-A S-A S-X	1B 7B 3B BA			N Z . N Z . N Z .	TCS TDC TSC TSX
TXA TXS TXY TYA	1 1 1 1	Pm - Px Pm	2 2 2 2	XL⊸AL see note 4 XL⊸YL YL⊸AL	2 2 2 2	X-A X-S X-Y Y-A	8A 9A 9B 98			N Z Z	TXA TXS TXY TYA
TYX XCE	1 1	Px —	2 2	YL→XL see note 5	2 2	YX see note 5	BB FB			N Z .	TYX XCE

See Notes on page 2-106.



Table 7. Other Addressing Mode Instructions

Mnemonic	Addressing Mode	Op Code	Cycles	Bytes	Status NVMXDIZC	Mnemonic	Function
BRK	stack	00	7/8	2	0 1	BRK	See discussion in Interrupt Processing Sequence section.
BRL COP	relative long stack	82 02	3 7/8	3 2	0 1	BRL COP	PC+r-PC where -32768 <r<32767. discussion="" in="" interrupt="" processing="" section.<="" see="" sequence="" td=""></r<32767.>
JML	absolute indirect	DC	6	3		JML	W-PC, B-PB
JMP JMP JMP JMP	absolute absolute indirect absolute indexed indirect absolute long	4C 6C 7C 5C	3 5 6 4	3 3 4		JMP JMP JMP	W-PC W-PC W-PC, B-PB
JSL JSR JSR MVN	absolute long absolute absolute indexed indirect block	22 20 FC 54	8 6 6 7/byte	3 3 3		JSL JSR JSR MVN	PB-Bs, S-1-S, PC-Ws, S-2-S, W-PC, B-PB PC-Ws, S-2-S, W-PC PC-Ws, S-2-S, W-PC See discussion in Addressing Mode section
MVP REP RTI	block immediate stack	44 C2 40	7/byte 3 6/7	3 2 1	NVMXDIZC NVMXDIZC	MVP REP RTI	PAB-P S+1-S, Bs-P, S+2-S, Ws-PC, if E=0 then S+1-S, Bs-PB S+2-S, Ws+1-PC, S+1-S, Bs-PB
RTL RTS SEP STP	stack stack immediate implied	60 E2 DB	6 3 3+	1 2 1	NVMXDIZC	RTS SEP STP	S+2-S, Ws+1-PC PVB-P Stop the clock. Requires reset to continue. Wait for interrupt, RDY held low until
WAI	implied	CB	3 +	1	N Z .	XBA	interrupt.  Swap AH and AL. Status bits reflect
XBA	implied	FB	3	'		AGA	final condition of AL.

See Notes on page 2-106.



Table 8. Opcode Matrix

M S D								LSD							_		M S D
	0	1	2	3	4	5	6	7		9	A	В	С	D	E	F	Ĕ
0	BRKs 2 8	ORA (d,x) 2 6	COPs 2 8	ORA d,s	TSB d 2 5	ORA d 2 3	ASL d 2 5	ORA [d] 2 6	PHP s	ORA #	ASL A	PHD s	TSB a	ORA a	ASL a	ORA al	0
1	BPL r 2 2	ORA (d),y 2 5	ORA (d) 2 5	ORA (d.s).y 2 7	TRB d 2 5	ORA d,x 2 4	ASL d,x 2 6	ORA (d).y 2 6	CLC i 1 2	ORA a.y 3 4	INC A 1 2	TCS i 1 2	TRB a 3 6	ORA a,x 3 4	ASLa,x 3 7	ORA al,x 4 5	1
2	JSR a 3 6	AND (d,x) 2 6	JSL al 48	AND d.s 2 4	BIT d 2 3	AND d 2 3	ROL d 2 5	AND [d] 2 6	PLP s 1 4	AND #	ROL A 1 2	PLD s 1 5	BIT a 3 4	AND a 3 4	ROLa 36	AND al 4 5	2
3	BMIr 2 2	AND (d),y 2 5	AND (d) 2 5	AND (d,s),y 2 7	BIT d.x 2 4	AND d,x 2 4	ROL d.x 2 6	AND (d).y 2 6	SEC i	AND a,y 3 4	DEC A 1 2	TSC:	BIT a,x 3 4	AND a,x 3 4	ROL a,x 3 7	AND al,x 4 5	3
4	RTIS 1 7	EOR (d.x) 2 6	reserve 2 2	EOR d,s 2 4	MVP xya 3 7	EOR d 2 3	LSR d 2 5	EOR [d] 2 6	PHA s 1 3	2 2	LSR A 1 2	PHK s 1 3	JMPa 3 3	EORa 3 4	LSRa 36	EOR al 4 5	4
5	BVC r 2 2	EOR (d).y 2 5	EOR (d) 2 5	EOR (d.s).y 2 7	MVN xya 3 7	EOR d,x 2 4	LSR d.x 2 6	EOR [d].y 2 6	CLII 1 2	EOR a,y 3 4	PHY s 1 3	TCD: 1 2	JMP at 4 4	EOR a.x 3 4	LSR a,x 3 7	EOR al,x 4 5	5
6	RTS s 1 6	ADC (d,x) 2 6	PERs 3 6	ADC d,s 2 4	STZ d 2 3	ADC d 2 3	ROR d 2 5	ADC [d] 2 6	PLAs 1 4	ADC #	ROR A	RTLs 16	JMP (a) 3 5	ADC a	ROR a	ADC al 4 5	6
7	BVS r 2 2	ADC (d),y 2 5	ADC (d) 2 5	ADC (d,s).y 2 7	STZ d,x 2 4	ADC d,x 2 4	ROR d,x 2 6	ADC [d].y 2 6	SEI i 1 2	ADC a,y 3 4	PLYs 1 4	TDC i	JMP (a,x) 3 6	ADC a,x	ROR a,x 3 7	ADC al,x 4 5	7
8	BRA r 2 2	STA (d,x) 2 6	BRL rl 3 3	STA d,s 2 4	STY d 2 3	STA d 2 3	STX d 2 3	STA [d] 2 6	DEY i	BIT #	TXA i 1 2	PHB s 1 3	STY a 3 4	STA a 3 4	STX a	STA al 45	8
9	BCC r 2 2	STA (d).y 2 6	STA (d) 2 5	STA (d,s),y 2 7	STY d,k 2 4	STA d,x 2 4	STX d,y 2 4	STA [d],y 2 6	TYA i 1 2	STA a.y 3 5	TXS i	TXY i 1 2	STZ a 3 4	STA a,x 3 5	STZa,x 35	STA al,x 4 5	9
A	LDY #	LDA (d,x) 2 6	LDX #	LDA d,s 2 4	LDY d 2 3	LDA d 2 3	LDX d 2 3	LDA [d] 2 6	<b>TAY</b> i 1 2	LDA #	TAX i 1 2	PLB s 1 4	LDY a 3 4	LDA a	LOX a 3 4	LDA al 4 5	<b>A</b>
В	BCS r 2 2	LDA (d),y 2 5	LDA (d) 2 5	LDA (d,s),y 2 7	LDY d.x 2 4	LDA d.x 2 4	LDX d.y	LDA [d].y 2 6	CLV i 1 2	LDA a,y 3 4	TSX i	TYX i 1 2	LDY a,x 3 4	LDA a,x 3 4	LDX a,y 3 4	LDA al,x 4 5	В
С	CPY # 2 2	CMP (d,x) 2 6	REP# 2 3	CMP d,s 2 4	CPY d 2 3	CMP d 2 3	DEC d 2 5	CMP [d] 2 6	INY i 1 2	CMP# 2 2	DEX i	WALI 1 3	CPY a 3 4	CMPa 3 4	DEC a 3 6	CMP al 4 5	С
D	BNE r 2 2	CMP (d).y 2 5	CMP (d) 2 5	CMP (d,s),y 2 7	PEIs 2 6	CMP d,x 2 4	DEC d,x 2 6	CMP (d).y 2 6	CLD i 1 2	CMP a,y 3 4	PHX s 1 3	STPi 1 3	JML (a) 3 6	CMP a,x 3 4	DEC a,x 3 7	CMP al,x 4 5	D
E	CPX #	SBC (d,x) 2 6	SEP# 2 3	SBC d,s 2 4	CPX di 2 3	SBC d 2 3	INC d 2 5	SBC [d] 2 6	INX i 1 2	SBC # 2 2	NOP i	XBA i 1 3	CPX a 3 4	SBC a 3 4	INC a 3 6	SBC al 4 5	E
F	BEQ r	SBC (d),y 2 5	SBC (d) 2 5	SBC (d,s),y _2 7	PEAs 35	SBC d.x 2 4	INC d,x 2 6	SBC [d].y 2 6	SED i	SBC a,y 3 4	PLX s 1 4	XCE i 1 2	JSR (a,x) 3 6	SBC a,x 3 4	INC a,x 3 7	SBC at,x 4 5	F
	0	1	2	3	4	5	6	7	8	9	A	8	С	D	E	F	<u> </u>

symbol	addressing mode	symbol	addressing mode
*	immediate	[d]	direct indirect long
A	accumulator	[d].y	direct indirect indexed long
r	program counter relative	а	absolute
rl	program counter relative long	a,x	absolute indexed (with x)
i	implied	a,y	absolute indexed (with y)
s	stack	al	absolute long
d	direct	al,x	absolute indexed long
d,x	direct indexed (with x)	di,s	stack relative
d.y	direct indexed (with y)	(d,s),y	stack relative indirect indexed
(d)	direct indirect	(a)	absolute indirect
(d,x)	direct indexed indirect	(a,x)	absolute indexed indirect
(d).y	direct indirect indexed	xya	block move

leg	end
instruction	addressing
mnemonic	mode
base number of	base number of
bytes	cycles



Table 9. Detail	ed Instr	uction Operation	
ADDRESS BUS DATA BUS	B/W	ADDRESS MODE	CYCLE VP. ML.

								Table 9	). Detaile	ed In	struction	on Operation				_					9.00
	ADDRESS MODE	C,	YCLE	VP.	ML.	VDA	VPA.	ADDRESS BUS	DATA BUS	R/W		ODRESS MODE		CLE			/DA,	VPA	ADDRESS BUS PBR.PC	DATA BUS Op Code	R/W
1	Immediate #	-	1	1	1	1	1	PBR PC	Op Code	1		)irect Indirect Indexed — (d).y DRA,AND.EOR.ADC.	· :	1		1	0	1	PBR.PC+1	DO	i
	ILDY,CPY,CPX LDX,ORA. AND,EOR ADC,BIT LDA - (1)(8	٠.	2	1	1	0	1	PBR.PC+1 PBR.PC+2	IDH	•	5	TA,LDA,CMP.SBC)		2 <b>a</b>	1	1	0	0	PBR.PC+1 0.D+DO	IO AAL	1
	AND,EOR ADCIBIT LUA (1)(8 CMP SBC REP SEP)	,	24			~						8 Op Codes ( 2 bytes)			1	1	ï	0	0,D+BO+1	AAH	i
	(14 Op Codes)													4a	1	1	0	0	DBR.AAH.AAL+ DBR.AA+Y	YL IO Data Low	1/0
	(2 and 3 bytes) (2 and 3 cycles)												(1)	5 5a)	1	1	i	0	DBR,AA+Y+1	Data High	1/0
2a	Absolute – a		1	1	1	1	1	PBR.PC	Op Code AAL	1	8 (	Direct indirect		1	1	1	1	1	PBR,PC	Op Code	1
	(BIT,STY STZ,LDY, CPY,CPX,STX,LDX,		2	1	1	0	1	PBR.PC+1 PBR PC+2	AAH	1		ndexed Long—[d].y	(2)	2 2a	1	1	0	0	PBR.PC+1	DO IO	1
	ORA,AND,EOR,ADC.		4	1	1	1	a	DBR.AA	Data Low Data High	1:0		ORA,AND,EOR,ADC. STA,LDA,CMP,SBC)		3	i	i	ĭ	0	0.D+DO	AAL	1
	STA,LDA,CMP,SBC) (16 Dp Codes)	1)	4a	1	•	1	0	DBR.AA-1	Data riigii			8 Op Codes)		4 5	1	1	1	0	0.D+DQ+1 0.D+DQ+2	AAH	1
	(3 bytes)											2 bytes) 6.7 and 8 cycles)		6	i	í	1	0	AAB,AA+Y	Data Low	1/0
	(4 and 5 cycles)						1	PBR PC	Op Code	1				6a	1	1	١	0	AAB,AA+Y+1	Data High	1/0
2 <b>b</b>	Absolute (H-M-W) - a		2	,	i	ò	i	PBR.PC+1	AAL	1	9	Direct Indexed Indirect—(d.x  ORA,AND,EOR,ADC.	:)	1	1	1	1	1	PBR PC+1	Op Code DO	i
	(ASL,ROL,LSR,ROR		3	1	0	0	0	PBR.PC+2 DBR.AA	AAH Data Low	1		STA.LDA,CMP,SBC)		2a	1	1	0	0	PBR PC+1	10	1
	DEC INC.TSB.TRB) (8 Op Codes)	1)	4 4a	1	0	1	0	DBR.AA-1	Data High	1		8 Op Codes)		3	1	1	0	0	PBR PC+1 0.D+DO+X	AAL	i
	(3 bytes)		5	1	0	0	0	DBR.AA+1 DBR.AA+1	IO Data High	0		(2 bytes) (6,7 and 8 cycles)		5	1	1	1	Ó	0.D+DO+X+1	AAH Oata Low	1/0
	(6 and 8 cycles)		6a 6	1	0	1	0	DBR.AA	Data Low	O				6 6a	1	1	1	0	DBR,AA DBR,AA+1	Data High	1/0
26	Absolute (JUMP) a		1	1	1	1	- 1	PBR.PC	Op Code	1	100	Direct,X-d.x	(.,	1	1	1	1	1	PBR.PC	Op Code	1
	(JMPI(4C)		2	1	1	0	1	PBR PC+1	NEW PCL NEW PCH	1		(BIT,STZ,STY,LDY,		2	1	1	0	1	PBR,PC+1 PBR,PC+1	DO IO	1
	(1 Op Code) (3 byles)		1	i	i	1	- 1	PBR, NEW PC	New Op Co	de 1		ORA,AND,EOR,ADC, STA,LDA,CMP,SBC)		2a 3	1	1	0	0	PBR.PC+1	10	1
	(3 cycles)							000.00	On Code	,		(12 Op Cades)		4	1	1	1	0	0,D+DO+X	Data Low	1/0
2d	Absolute (Jump to		2	1	1	0	1	PBR.PC+1	Op Code NEW PCL	1		(2 bytes) (4.5 and 6 cycles)	H	4a	1	1	1	0	0.D+DO+X+1	Data High	170
	subroutine) -a (JSR)		3	1	- 1	ō	1	PBR.PC+2	NEW PCH	1		Direct.X (R-M-W) d.x		1	1	1	1	1	PBR.PC	Op Code	1
	(1 Qp Code)		4	1	1	0	D	PBR.PC+2 0.S	IO PCH	0	.50	(ASL,ROL,LSR,ROR,	10:	2	1	!	0	1	PBR.PC+1 PBR.PC+1	10	1
	(3 bytes) (6 cycles)		6	i	1	i	D	0,S-1	PCL	0		DEC.INC) (6 Op Codes)	(2)	2a 3	1	1	0	0	PBR.PC+1	IO	1
	(different order from N6502)		1	1	1	1	1	PBR, NEW PC	New Op Co-	ue !		(2 bytes)		4	1	0	1	0	0.D+DO+X	Data Low Data High	1
<b>★</b> 3a	Absolute Long—al (ORA AND,EOR,ADC		2	1	1	0	1	PBR.PC+1	AAL	1		(6.7.8 and 9 cycles)	(1)	4a 5	1	0	0	0	0.D+DO+X+1 0.D+DO+X+1	10	1
	STAILDA CMP,SBC)		3	1	i	0	,	PBR.PC+2	AAH AAB	1			(1)	6 <b>a</b>	1	0	1	0	0.D+DO+X+1	Data High Data Low	0
	(8 Op Codes)		4	1	1	0		PBR,PC+3 AAB,AA	Data Low	1/0				6	1	0	1	0	0.D+OO+X PBR.PC	Op Gode	1
	(4 bytes) (5 and 6 cycles)	(1)	5a	1	1	- 1	0	AAB AA+1	Data High	1/0	11	Direct, Y-d,y (STX,LDX)		2	i	i	ó	i	PBR.PC+1	DO	1
#3b	Absolute Long (JUMP)—al		1	1	1	0	1	PBR.PC • 1	Op Code NEW PCL	1		(2 Op Godes)	(2)	2a	1	1	0	0	PBR PC+1	10	1
	(JMP) (1 Op Code)		3	1	1	. 0		PBR.PC+2	NEW PCH	1		(2 bytes) (4,5 and 6 cycles)		3	1	1	0	0	0,D+DO+Y	Data Low	1/0
	(4 bytes)		4	- 1	1			PBR.PC+3 NEW PBR.PC	NEW BR New Op Co	l do			(2)	4a	1	1	1	0	0,D+DO+Y+1	Data High	1/0
	(4 cycles)		1	,	1	1	1	NEW PBH.FC	. New Op Co	1	12a	Absolute, X -a,x		1 2	1	1	1	1	PBR.PC PBR.PC+1	Op Code AAL	1
												(BIT,LDY,STZ, QRA,AND,EQR,ADC,		3.	í	1	ō	1	PBR.PC+2	AAH	1
#3c	Absolute Long (Jump to		1	1	1	0		PBR.PC+I	Op Code NEW PCL	1		STA,LDA,CMP,SBC)	(4)	3a	- :	1	0	0	DBR,AAH,AAL	XL IO Data Low	1/0
	Subroutine Long) al (JSL)		2	1	i		1	PBR PC+2	NEW PCH	•		(11 Op Codes) (3 bytes)	(1)	4 4a	,	i	,	0	DBR,AA+X+1	Data High	1/0
	(1 Op Code)		4	1	!	0			PBR IO	0		(4,5 and 6 cycles)									
	(4 bytes) (7 cycles)		5	1	;			PBR.PC+3	NEW PBR	,	12b	Absolute, X (R-M-W) -a,x		1.	1	1	0	1	PBR.PC+1	Op Code AAL	1
	(1 0)0.00)		7	1	1		0		PCH PCL	0		(ASL,ROL,LSR,ROR, DEC,INC)		3	1	i	0	1	PBR,PC+2	AAH	1
			6 1	1	1			NEW PBR.PC		ode 1		(6 Op Codes)		4. 5.	1	1	0	0	DBR,AAH,AAL DBR,AA+X	XL IO Data Low	1
4.0	Direct-d		1		1			PBR.PC	Op Code	1		(3 bytes) (7 and 9 cycles)	(1)	5a	1	o	1	0	DBR,AA+X+1	Data High	1
	(BIT STZ,STY,LDY		2	1	1			PBR.PC+1	10	1		,, =, ,,,	(3)	6. 7a.	1	0	0	0		iO Data High	0
	CPY,CPX,STX,LDX. ORA,AND EOR,ADC.	(2)	2a 3	i	,		0	0.D+DO	Data Low	1/0			(1)	7	- 1	0	'n	0		Data Low	ŏ
	STA,LDA,CMP,SBC)	(1)	3 <b>a</b>	1	1	1 1		0.D+DO+1	Data High	1/0	<b>*</b> 13	Absolute Long, X-al,x		1	1	1	1	1	PBR.PC	Op Code	1
	(16 Op Codes) (2 bytes)											(ORA,AND,EOR,ADC, STA,LDA,CMP,SBC)		2	1	1	0	1	PBR.PC+1 PBR.PC+2	AAL AAH	ì
	(3.4 and 5 cycles)											(8 Op Codes)		4	i	1	0	- 1	PBR,PC+3	AAB	1
41	Direct (R-M-W) - d		2	1	Ċ	1 .			Op Code DO	- 1		(4 bytes)	(1)	5 5a	1	1	1	0		Data Low Data High	1/0
	(ASL,ROL,LSR,ROR DEG.INC,TSB,TRB)	(2)	2a	1		1 6	) (	PBR.PC+1	Ю	1		(5 and 6 cycles) Absolute, Y—a.y	[1]	1	1		i	1	PBR.PC	Op Code	1
	(8 Op Codes)	OI.	3	1					Data Low Data High	1	14	(LDX,ORA,AND,EOR,ADC.		2	1	1	0		PBR.PC+1	AAL	1
		131	3a 4	1	- 1	0 0	) (	0.D+DO+1	10	1		STA,LDA,CMP,SBC) (9 Op Codes)	(4)	3 3a	1	1		) [	PBR,PC+2 DBR,AAH,AAL	AAH • YL IO	1
		(1)	5a	1		0	1 (		Data High Data Low	0		(3 bytes)		4	1	1	1		DBR,AA+Y	Data Low	1/0
	Accumulator—A		5	1		1		PBR.PC	Op Code	1		(4.5 and 6 cycles)	(1)		1	1				Data High Op Code	1/0
,	(ASL INC.ROL DEC.LSR.ROI	H)	2				0 (		10	1	15	Relative—r (BPL,BMI.BVC.BVS.BCC.		2	1	1			PBR,PC+1	Offset	i
	(6 Op Codes)											BCS, BNE, BEQ. BRAI	(5)	2 <b>a</b>	1	1	Ċ	) (	PBR/PC+2	10	1
	(1 byte) (2 cycles)											(9 Op Codes) (2 bytes)	(6)	2b	1	1		) (		F 10 New Op C	ode 1
6	Implied—i		1			1		1 PBR.PC 0 PBR.PC+1	Op Code IO	1		(2.3 and 4 cycles)		•	,						
	(DEY, INY INX, DEX, NOP, XCE, TYA, TAY TXA, TXS		2		1	•	0	0 PBR.PC+1	10	,	<b>≠</b> 16	Relative Long-ri		1	1	1	1 1	)	1 PBR,PC 1 PBR,PC+1	Op Code Offset Low	1 4 1
	TAX, TSX, TCS, TSC, TCD.											(BRL) (1 Op Code)		3	1	,	1 (	)	1 PBR,PC+2	Offset Hig	
	TDC,TXY,TYX CLC,SEC. CLI,SEI,CLV.CLD,SED)											(3 bytes)		4	1	,		)	PBR.PC+2	IO New Op C	1 lode 1
	(25 Op Codes)											(4 cycles)		1	1		. 1		1 PBR,New PC 1 PBR.PC	Op Code	1
	(1 byte)										17a	Absolute Indirect +-(a) (JMP)		2	1			9	1 PBR,PC+1	AAL	•
	(2 cycles) 5 Implied i		1		1	1	1	1 PBR.PC	Op Code	1		[1 Op Code)		3	1				1 PBR.PC+2 0 0.AA	AAH NEW PCL	1
-6	(XBA)		2		1	1	0	0 PBR.PC+1 0 PBR.PC+1	10	1		(3 bytes) (5 cycles)		5	1				0 0,AA+1	NEW PCH	
	(1 Op Code) (1 byte)		3			1	u	POH.PC+1						1	1		1	1	1 PBR,NEW PC	Op Code	1
	(3 cycles)							BOX			<b>★</b> 176	Absolute Indirect — (a)		2	1		1	0	1 PBR,PC 1 PBR,PC+1	Op Code AAL	1
	c. Wait For Interrupt							RDY				(JML)		3	1		1 (	0	1 PBR,PC+2	AAH	1
• 6	(WAI)		1			1		1 1 PBR.PC		1		(1 Op Code)		4 5	1				0 0.AA 0 0.AA+1	NEW PCH	4 1
	(1 Op Code)	(9)	3		1			0 1 PBR.PC 0 0 PBR.PC	1 10	;		(3 bytes) (6 cycles)		6				1	0 0.AA+2	NEW PBF	<b>a</b> 1
	(3 cycles) IRQ.	NM			1	i	ī	1 1 PBR.PC						1	1		1		1 NEW PBR.PC	New Op 0	.ode 1
• 6	d Stop-The-Clack						,	1 1 PBB PC	Op Code	,	• 18	ORA, AND, EOR, ADC.		2				•	1 PBR.PC 1 PBR.PC+1	Op Code DO	i
	(STP) (1 Op Code)		1 2		1	1		0 1 PBR.PC	•1 10	i		STA.LDA.CMP.SBC)	(2)	2a			1 1	0	0 PBR.PC+1	10	1
	(1 byte) RE	ES-1	1 3		1	1	0	0 1 PBR.PC 0 1 PBR.PC		3 ;		(8 Op Codes) (2 bytes)		3					0 0.D+DO 0 0.D+DO+1	AAL AAH	1
	(3 cycles) R6	ES-C	) 1c		1	1	0	0 1 PBR.PC	+1 RES(BRK	j 1		(5.6 and 7 cycles)		5				1	0 DBR,AA	Data Low Data Low	
	R	ES-			1	1	0	0 1 PBR PC 1 1 PBR PC	+1 RES(BRK +1 BEGIN	1			(1	) 5a		'	1	1	0 DBR,AA+1	Data LOW	170
	See 21a Stack (Hardware interrupt)		1		1	1	•	, , ren.rc	. Seam						_						
				_																	



### Table 9. Detailed Instruction Operation (continued)

<b>*</b> 19	ADDRESS MODE		CYCLE	. 41	P, MIL	., VD.	A, VP.	A ADDRESS BUS		R/W		ADDRESS MODE	CACLE	VP,		/DA		ADDRESS BUS		R
W 19	9. Direct Indirect Long —{d} (ORA,AND,EOR,ADC		1	1	1	0	- 1	PBR.PC	Op Code DO	1	₩23.	Stack Relative Indirect Indexed —(d,s),y	1	1	1	1	1	PBR,PC	Op Code	
	STA,LDA,CMP,SBC)	(2)	2a	,	i	ŏ	ò	PBR.PC+1 PBR.PC+1	10	i		(ORA AND FOR ADC	1	+	- ;	0	0	PBR.PC+1 PBR+PC+1	SO 10	
	(8 Op Codes)		3.	1	1	1	ō	0,D+DO	AAL	1		STA.LDA.CMP.SBC}	4	i	i	ĭ	ă	0.S+SO	AAL	
	(2 bytes) (6,7 and 8 cycles)		4	1	- 1	1	0	0.D+DO+1	AAH	1		(8 Op Codes)	5	1	1	1	0	0.S+SQ+1	AAH	
	(6,7 and 8 cycles)		5	- 1	1	1	0	0.D+DO+2 AAB.AA	AAB Data Low	1		(2 bytes)	6	1	,	0		0.S+SO+1	10	
		(1)	6a.	- '	,	- 1	0	AAB,AA+1	Data High	1/0		(7 and 8 Cycles)	7 7a	1		1	0	DBR.AA+Y	Data Low	1
20a	Absolute Indexed Indirect —		1		,		1	PBR PC	Op Code	1	#24a	Block Move Positive				1	U	DBR.AA+Y+1	Data High	1
	(JMP)	(a, x)	2	i	· í	ò	1	PBR.PC+1	AAL	,		(forward) —xyc	2	!	1	0	!	PBR.PC+1	Op Code DBA	
	(1 Op Code)		3	1	- 1	ō	1	PBR PC+2	AAH	i		[MVP]	3	i.	i	o o	1	PBR.PC+2	SBA	
	(3 bytes)		4	•	1	0	0	PBR.PC+2	10	1		(1 Op Code) N-2	4	- 1	1	1	ò	SBAX	Source Data	
	(6 cycles)		5	- 1	- 1	0	1	PBR.AA+X	NEW PCL	1		(3 bytes) Byte	5	1	1	1	ō	DBA,Y	Dest Data	
			6	!		0	1	PBR,AA+X+1	NEW PCH	1		(7 cycles) C · 2	6	1	1	0	0	DBA,Y	10	
			1	,	1	1	1	PBR, NEW PC	New Op Code	e 1		x - Source Address	L7	1	1	0	0	DBA,Y	ю	
20ь	Absolute Indexed Indirect		1	- 1	1	1	- 1	PBR.PC	Op Code	1		y - Destination c -Number of Bytes to Move -1	1	1	,	1	1	PBR.PC	Op Code	
	(Jump to Subroutine Indexed Indirect) —(a,x)	d	2	!	1	0	0	PBR,PC+1 0.S	AAL	0		x,y Decrement	2	,	1	0	!	PBR.PC+1 PBR.PC+2	DBA SBA	
	(JSR)		4	1	i	i	ŏ	0.S-1	PCH PCL	0		MVP is used when the N-1	4	,	i	1		SBA.K-1	Source Data	
	(1 Op Code)		5	i	,	ó	1	PBR PC+2	AAH	1		destination start address Byte	5	1	1	1		DBA.Y-1	Dest Data	
	(3 bytes)		6.	1	1	0	0	PBR PC • 2	Ю	1		is higher (more positive) C-1	6	1	1	0		DBA,Y 1	10	
	(8 cycles)		7	,		0	1	PBR,AA+X	NEW PCL	1		than the source start address	L7	1	1	0		DBA,Y-1	10	
			8	1	!	0	!	PBR.AA+X+1 PBR.NEW.PC	NEW PCH New Op Code	1		FFFFF <b>F</b>	Γ!	1	1	1	1	PBR.PC	Op Code	
·	Charles Manager			1			!			1			2	!		0		PBR.PC+1	DBA	
218	Stack (Hardware Interrupts) —s	(3)	2	1	1	0	0	PBR.PC PBR.PC	10	!		Dest Start N Byte	3		1	·	ò	PBR.PC+2 SBA.X-2	SBA Source Data	
	(IRQ.NMI.ABORT.RES)	(7)	3		- 1	1	ő	0.S	PBR	, O		Source Start C:0	5	i	1	i	ō	DBA Y-2	Dest Data	
	(4 hardware interrupts)	(10)	4	i	i	i	ō	0.S-1	PCH	0		└ Dest End	6	1	1	0	0	DBA.Y 2	10	
	(0 bytes)	(10)	5.	- 1	1	1	à	0.5-2	PCL	ō		Source End	7	1	1	0	0	DBA,Y-2	10	
	(7 and 8 cycles) (10)	(11)	6	1	1	1	a	0.S-3	P	0		000000	L¹	1	1	1	1	PBR.PC+3	New Op Code	е
			,	0	1	1	0	0,VA 0,VA+1	AAVL	1			-							
			1	1	- ;	1	ŭ	0,VA+1 0,AAV	New Op Code	. 1	#24b	Block Move Negative	[1	1	1	1		PBR.PC	Op Code	
211	Stack (Software		:	1	÷	1	1	PBR.PC	Op Code			backward) — xyc MVN) N-2	2	1	1	0	1	PBR.PC+1	DBA	
210	Interrupts) —s	(3)	,	1	- 1	0	1	PBR.PC+1	Op Code Signature	1		MVN) N-2 1 Op Code) Byte	3	1	!	0	1	PBR.PC+2	SBA	
	(BRK.COP)	(7)	3	í	1	1	ó	0.S	PBR PBR	0		3 bytes) C·2	4	1	1	1		SBA,X DBA,Y	Source Data Dest Data	
	(2 Op Codes)		4	i	i	i	0	0.S-1	PCH	0		7 cycles)	6	i	i	0		OBA.Y	Dest Data	
	(2 bytes)		5	1	1	1	o	0.S-2	PCL	ō		Source Address	L7	1	,		ō	DBA.Y	10	
	(7 and 8 cycles)		6	1	1	1	0	0.S-3 (COP L	itches) P	0		Destination	Г.	,	,	,		PBB PC	Op Code	
			7	0	!	1	0	0,VA 0,VA+1	AAVL	1		: Number of Bytes to Move -1 cy Increment	1	,	,	0		PBR.PC+1	DBA	
			1	Ü		1	0	0.VA+1	AAVH New Op Code	. !		FFFFF N-1	3	i	i	ö	1	PBR PC+2	SBA	
210	Stack (Return from		:					PBR PC	Op Code			Byte	4	1	1		0	SBA X+1	Source Data	
210	Interrupt) —S		,	,	1	ò	ė.	PBR.PC+1	IO Code	1		C:1	5	1	1	1	0	DBA Y+1	Dest Data	
	(RTI)	(3)	a a	i	1	ŏ	ŏ	PBR PC+1	10	i		Dest End	6	1	1	0		DBA Y-1	Ю	
	(1 Op Code)	,	4	1	1	1	ō	0.S+1	Ρ	1		Source Start	Ľ²	1	1			DBA.Y+1	Ю	
	(1 byte)		5	1	1	1	0	0.S+2	New PCL	1		Dest Start	C	,	1	1	,	PBR.PC	Op Code	
	(6 and 7 cycles)		6	1	1	1	0	0.5+3	New PCH	1		N Byte	3	1	1	0		PBR.PC+1 PBR.PC+2	DBA SBA	
	(different order from N6502)	(/1	,	1	1	1	0	0.S+4 PBR.New PC	PBR New Op Code	!		C-0	4	1	i	1	ò	SBA X+2	Source Data	
	S			:	- 1		- :					AVN is used when the	5	1	1			DBA Y+2	Dest Data	Ċ
210	Stack (Return from Subroutine) —s		2	- ;	1	1	ò	PBR.PC	Op Code	;		lestination start address	6	1	1	G	0	DBA.Y+2	10	
	(RTS)		3	1	í	ō	ō	PBA.PC+1	10	1		s lower (more negative)	7	1	1	0	0	DBA.Y+2	10	1
	(1 Op Code)		4	1	1	7	ō	0.S+1	New PCL-1	1		han the source start iddress	Ľ	1	1	1	1	PBR.PC+3	New Op Code	e 1
	(1 byte)		5	1	1	3	0	0.S+2	New PCH	1	•	ou ess								
	(6 cycles)		6	1	1	0	0	0.S+2	10	1	Notes									
	Stack (Return from			1		1	1	PBR,New PC	New Op Code	1										
210	Subroutine Long) —s		1	1	1	0	0	PBR,PC+1	Op Code IO	1		) Add 1 byte (for immediate only					5 bit	data), add 1 cycli	e for M 0 or X	0
	(RTL)		3	i	'n	ō	Ö	PBR PC+1	10	1		Add 1 cycle for direct register								
	(1 Op Code)		4	,	1	i	ŏ	0.S+1	NEW PCL	1	(6	Special case for aborting instru	etion. T	hisis	s the I	ast c	ycle	which may be abi	orted or the Sta	alu
						1	0	0.S+2	NEW PCH	1		PBR or DBR registers will be u	poated							
	(1 byte)		5	1						4			s page			s, or	write	e, or X 0 When :	X 1 or in the	
			5 6	1	i	1	٥	0.S+3	NEW PBR		(-	Add 1 cycle for indexing acros		bour	dane					
	(1 byte) (6 cycles)		5 6 1	1	1	ì	1	NEW PBR.PC	New Op Code	i .		emulation mode, this cycle co	ntains in	ivalid	darie d add	esse				
211	(1 byte) (6 cycles) Stack (Push) —s		5 6 1	1	1	i	1	NEW PBR.PC PBR.PG	New Op Code Op Code	1	(	emulation mode, this cycle co i) Add 1 cycle if branch is taken		rvalid	add					
211	(1 byte) (6 cycles) Stack (Push) —s (PHP.PHA.PHY.PHX.	<i>(</i> 1:	6 1 1 2	1 1 1 1 1 1	1 1 1 1	1 0	1 0	NEW PBR.PC PBR.PG PBR.PC+1	New Op Code Op Code IO	1	c!	emulation mode, this cycle co i) Add 1 cycle if branch is taken ii) Add 1 cycle if branch is taken i	icross p	age t	d add			5502 emulation m	ode (E 1)	
211	(1 byte) (6 cycles) Stack (Push) —s (PHP,PHA,PHY,PHX, PHO,PHK,PHB)		6 1 1 2 3a	1 1 1 1 1 1 1 1 1	1 1 1 1	i	1 0 0	NEW PBR.PC PBR.PC PBR.PC+1 0.S	New Op Code Op Code IO Register High	1 1 0	() ()	emulation mode, this cycle co i) Add 1 cycle if branch is taken ii) Add 1 cycle if branch is taken i ii) Subtract 1 cycle for 6502 emul	icross p	age t	d add			5502 emulation m	ode (E 1)	
211	(1 byte) (6 cycles) Stack (Push) —s (PHP, PHA, PHY, PHX, PHO, PHK, PHB) (7 Op Codes)		6 1 1 2	1 1 1 1 1 1 1	1 1 1 1 1	i	1 0	NEW PBR.PC PBR.PG PBR.PC+1	New Op Code Op Code IO	1	() ()	emulation mode, this cycle co i) Add 1 cycle if branch is taken ii) Add 1 cycle if branch is taken i	icross p	age t	d add			5502 emulation m	ode (E 1)	
211	(1 byte) (6 cycles) Stack (Push) —s (PHP,PHA,PHY,PHX, PHO,PHK,PHB)		6 1 1 2 3a	1 1 1 1 1 1 1	1 1 1 1	i	1 0 0	NEW PBR.PC PBR.PC PBR.PC+1 0.S	New Op Code Op Code IO Register High	1 1 0	0	emulation mode, this cycle co i) Add 1 cycle if branch is taken ii) Add 1 cycle if branch is taken i ii) Subtract 1 cycle for 6502 emul	icross p	age t	d add	lar-e:	sın 6	5502 emulation m	ode (E 1)	
	(1 byte) (6 cycles)  Stack (Push) — s (PHP PHA, PHY, PHX, PHO, PHK PHB) (7 Op Codes) (1 byte) (3 and 4 cycles) Stack (Pull) — s		6 1 1 2 3a	1 1 1 1 1 1 1 1 1	1 1 1 1 1	i	1 0 0	NEW PBR.PC PBR.PC PBR.PC+1 0.S	New Op Code Op Code IO Register High	1 1 0	() () ()	emulation mode, this cycle co is) Add 1 cycle if branch is taken is) Add 1 cycle if branch is taken if) Subtract 1 cycle for 6502 emul ii) Add 1 cycle for REP.SEP ii) Wait at cycle 2 for 2 cycles after	icross p ation mo	age t	d add	lar-e:	sın 6	3502 emulation m	ode (E 1)	
	(1 byte) (6 cycles)  Stack (Push) —s (PHP PHA, PHY, PHX, PHD, PHK, PHB) (7 Op Codes) (1 byte) (3 and 4 cycles) Stack (Pull) —s (PLP, PLA, PLY, PLX, PLD, PLB)		6 1 1 2 3a 3	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1	1 0 1 1 0	1 0 0 0	NEW PBR,PC PBR,PC PBR,PC+1 0.S 0.S-1 PBR,PC PBR,PC+1	New Op Code Op Code IO Register High Register Low Op Code IO	1 1 0	() () () () (1)	emulation mode, this cycle co o) Add 1 cycle if branch is taken in i) Add 1 cycle if branch is taken in i) Subtract 1 cycle for 6502 emul i) Add 1 cycle for REP.SEP ii) Wall at cycle 2 for 2 cycles afte ii) R/W remains high during Rese	across p ation mo r NAT o	age tode (f	d add	lar-e:	sın 6	5502 emulation m	ode (E 1)	
	(1 byte) (6 cycles) Stack (Push) — s (PHP PHA PHY PHX, PHO PHK PHB) (7 Op Codes) (1 byte) (3 and 4 cycles) Stack (PUII) — s (PLP, PLA PLY, PLX, PLD, PLB) (Different than NS502)		6 1 1 2 3a	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1	1 0 1 1	1 0 0 0	NEW PBR,PC PBR,PG PBR,PC+1 0.S 0.S-1 PBR,PC PBR,PC-1 PBR,PC-1	New Op Code Op Cade IO Register High Register Low Op Code IO IO	1 1 0	() () () () (1)	emulation mode, this cycle co is) Add 1 cycle if branch is taken is) Add 1 cycle if branch is taken if) Subtract 1 cycle for 6502 emul ii) Add 1 cycle for REP.SEP ii) Wait at cycle 2 for 2 cycles after	across p ation mo r NAT o	age tode (f	d add	lar-e:	sın 6	5502 emulation m	ode (E 1)	
	(1 byle) (6 cycles) Stack (Push) — s (PHP PHA PHY PHX, PHO PHK PH6) (7 Op Codes) (1 byle) Stack (Pull) — s (PLP-PLA PLYPLX PLO PLB) (Different than N6502) (6 Op Codes)		6 1 1 2 3a 3 1 2 3 4	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 0 1 1 0	1 0 0 0 0	NEW PBR,PC PBR,PC PBR,PC+1 0,S 0,S-1 PBR,PC PBR,PC-1 PBR,PC-1 PBR,PC-1 0,S-1	New Op Code Op Code IO Register High Register Low Op Code IO IO Register Low	1 1 0	(1 (1 (1) (1)	emulation mode, this cycle co o) Add 1 cycle if branch is taken in i) Add 1 cycle if branch is taken in i) Subtract 1 cycle for 6502 emul i) Add 1 cycle for REP.SEP ii) Wall at cycle 2 for 2 cycles afte ii) R/W remains high during Rese	across p ation mo r NAT o	age tode (f	d add	lar-e:	sın 6	3502 emulation m	ode (E 1)	
	(1 byte) (6 cycles) Stack (Push) —5 (PHP PHA PHY PHK, PHC) PHK PHG PHG, (7 Op Codes) (1 byte) (3 and 4 cycles) Stack (Pull) —8 (PLPPLA PLY PLX PLD PLB) (6) Op Codes) (1 byte)		6 1 1 2 3a 3	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 0 1 1 0	1 0 0 0 0	NEW PBR,PC PBR,PG PBR,PC+1 0.S 0.S-1 PBR,PC PBR,PC-1 PBR,PC-1	New Op Code Op Cade IO Register High Register Low Op Code IO IO	1 1 0	(1) (1) (1) (1) (1) Abbre	emulation mode, Inis cycle to 6. Add 1 cycle if branch is taken 6. Add 1 cycle if branch is taken 16. Add 1 cycle if branch is taken 19. Subtract 1 cycle for 6502 emul 19. Add 1 cycle for REP.SEP 19. Wail at cycle 2 for 2 cycles after 19. RiW remainshigh during Reset 19. BriW remainshigh remainship rem	across p ation mo r NAT o	age tode (f	d add	lar-e:	sın 6	3502 emulation m	ode (E 1)	
21g	(1 byte) (6 cycles) Stack (Push) —s (PHP PHA, PHY, PHX, PHD PHK, PH9) (7 Op Codes) (1 byte) (3 and 4 cycles) (3 and 4 cycles) (3 the Physics) (5 the Physics) (6 the Physics)		6 1 1 2 3a 3 1 2 3 4	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 0 1 1 0	1 0 0 0 0	NEW PBR.PC PBR.PC PBR.PC+1 0.S 0.S-1 PBR.PC PBR.PC-1 PBR.PC-1 PBR.PC-1 0.S+1 0.S+2	New Op Code Op Cade IO Register High Register Low Op Code IO IO Register Low Register Low	1 1 0	(1) (1) (1) (1) (1) Abbre AA	emulation mode, this cycle co ) Add 1 cycle if branch is taken ii Add 1 cycle if branch is taken ii Add 1 cycle for 6502 emul ii Add 1 cycle for 6502 emul ii Add 1 cycle for REP SEP ii Wal at cycle 2 for 2 cycles after) PRW remains high during Reset ii BRK bit 4 equals "0" in Emulat ii Absoice Address Bank ii Absoice Address High	across p ation mo r NAT o	age tode (f	d add	lar-e:	sın 6	3502 emulation m	ode (E 1)	
?1g	(1 byte) (6 cycles) Stack (Push) —5 (PHP PHA, PHY PHK, PHO, PHK, PHB) (7 Op Codes) (1 byte) (3 and 4 cycles) Stack (Pull) —s (PLP,PLA PLY PLX, PLD PLB) (Different than N5502) (6 Op Codes) (4 and 5 cycles) Stack (Pull)		6 1 1 2 3a 3 1 2 3 4	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 0 0 1 1 1 0 0 1 1 1	1 0 0 0 0	NEW PBR.PC PBR.PC PBR.PC+1 0.S 0.S-1 PBR.PC+1 PBR.PC+1 PBR.PC+1 0.S+1 0.S+2 PBR.PC	New Op Code Op Code IO Register High Register Low Op Code IO IO Register Low Register Low Register High Op Code	1 1 0	(1) (1) (1) (1) (1) (1) Abbre AA	emulation mode, this cycle co. 3 Add 1 cycle it branch is taken. 6 Add 1 cycle if branch is taken. 6 Add 1 cycle if branch is taken. 7 Subtract 1 cycle for 6502 emul. 7 Add 1 cycle 2 for 2 cycles afte 10 PKW emans high during Result 10 PKW emans high during Result 10 PKW emans 10 PKW emans 10 PKW emans 14 Absoule Address Bank 1 Absoule Address Low	across p ation mo r NAT o	age tode (f	d add	lar-e:	sın 6	5502 emulation m	ode (E 1)	
?1g	(1 byte) (6 cycles) Stack (Push) — 5 (PHP PHA PHY PHK, PHC) PHK, PHC) (7 Op Codes) (1 byte) (3 and 4 cycles) (3 and 4 cycles) (8 Op Codes) (1 byte) (6 Op Codes) (1 byte) (4 and 5 cycles) Stack (Pul) (4 and 5 cycles) Stack (Push Effective Indirect Address) — 5 (PE)	(1)	6 1 1 2 3a 3 1 2 3 4	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 0 1 1 0 0 1 1 1 0 0	1 0 0 0 0	NEW PBR.PC PBR.PC PBR.PC+1 0.S 0.S-1 PBR.PC PBR.PC-1 PBR.PC-1 PBR.PC-1 0.S+1 0.S+2	New Op Code Op Cade IO Register High Register Low Op Code IO IO Register Low Register Low Register High Op Code DO	1 1 0	() () () () () () () () () () () () () (	emulation mode, this cycle co ) Add 1 cycle if branch is taken if Add 1 cycle if branch is taken if Add 1 cycle for 6502 emul ) Add 1 cycle for 6502 emul ) Add 1 cycle for 6FP SEP ) Wall at cycle 2 for 2 cycles after) ) RiW remains high during Resel ) BRK bit 4 equals "0" in Emulat inations 8 Absolute Address Bank 4 Absolute Address Light Absolute Address Vector High Absolute Address Vector High	across p ation mo r NAT o	age tode (f	d add	lar-e:	sın 6	5502 emulation m	ode (E 1)	
21g 21h	(1 byte) (6 cycles)  Stack (Push) —s (PHP PHA, PHY PHX, PHO, PHK, PHH) (7 Op Codes) (1 byte) (3 and 4 cycles) Stack (Pull) —s (PLPP, A PLY PLX, PLO PLB) (Otherent than N6502) (b) (Otherent than N6502) (c) (d) (d) (d) (d) (d) (d) (d) (d) (d) (d	(1)	6 1 1 2 3a 3 1 2 3 4 44a	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 0 0 1 1 1 0 0 1 1 1	1 0 0 0 0 1 1 0 0 0	NEW PBR.PC PBR.PC PBR.PC1 0.S 0.S-1 PBR.PC1 PBR.PC1 0.S+2 0.S+2 PBR.PC1 0.S+2 PBR.PC1 0.S+2	New Op Code Op Code IO Register High Register Low Op Code IO IO Register Low Register Low Register High Op Code DO IO AAAL	1 1 0	() () () () (1) (1) Abbre AA AA AAV	emulation mode, this cycle co 3 Add 1 cycle if branch is taken if Add 1 cycle if branch is taken if Add 1 cycle if branch is taken if Add 1 cycle if a cycle 2 for 2 cycles afte if Add 1 cycle 2 for 2 cycles if Add 1 cycle 2 for 2 cycles if Add 1 cycle 2 for 2 cycles if Add 1 cycle 2 cycles if Add 1 cycle 2 cycle 2 cycle if Add 1 cycle 2 cycle 2 cycle 2 cycle if Add 1 cycle 2 cycle 2 cycle 2 cycle if Add 1 cycle 2 cycle 2 cycle 2 cycle 2 cycle if Add 1 cycle 2 cycle 2 cycle 2 cycle 2 cycle 2 cycle if Add 1 cycle 2 c	across p ation mo r NAT o	age tode (f	d add	lar-e:	sın 6	6502 emulation m	ode (E 1)	
?1g ?1h	(1 byte) (6 cycles) Stack (Push) — 5 (PHP PHA PHY PHX, PHQ PHK PHS) (7 Op Codes) (1 byte) (3 and 4 cycles) (3 and 4 cycles) (5 Op Codes) (1 byte) (6 Op Codes) (1 byte) (6 Op Codes) (4 and 5 cycles) Stack (Push Effective Indirect Address) — 5 (PEI) (1 Op Code) (2 byte)	(1)	6 1 1 2 3a 3 1 2 3 4 4a 1 2 2a	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 0 1 1 0 0 1 1 1 0 0	1 0 0 0 0 1 1 0 0 0	NEW PBR.PC PBR.PC PBR.PC-1 0.S 0.S-1 PBR.PC-1 PBR.PC-1 PBR.PC-1 PBR.PC-1 0.S-1 0.S-1 0.S-1 0.S-1 0.S-1 0.S-1	New Op Code Op Code IO Register High Register Low Op Code IO IO Register Low Op Code IO IO Register Low Register High Op Code DO IO AAL AAH	1 1 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1	(f) (f) (f) (f) (f) (f) (f) (f) (f) (f)	emulation mode, this cycle co 3. Add 1 cycle if branch is taken. 9. Add 1 cycle if branch is taken. 9. Subtract 1 cycle for S62 emul. 19. Subtract 1 cycle for S62 emul. 9. Add 1 cycle for REP SEP 19. Wat at cycle 2 to 2 cycles afte 19. PKW emains high during Ress 19. BKK bit 4 equals "0" in Emulations 8. Absolute Address Bank 1. Absolute Address High 1. Absolute Address Low 1. Absolute Address Vector High 1. Absolute Address Vector High 1. Absolute Address Vector High 1. Absolute Address Vector Low 1. Absolute Address Vector 1. Absolute Address 1. Absolute 1. Absolute 1. Absolute 1. Absolute 1. Absolute 1. Ab	across p ation mo r NAT o	age tode (f	d add	lar-e:	sın 6	6502 emulation m	ode (E 1)	
?1g ?1h	(1 byte) (6 cycles)  Stack (Push) —s (PHP PHA, PHY PHX, PHO, PHK, PHH) (7 Op Codes) (1 byte) (3 and 4 cycles) Stack (Pull) —s (PLPP, A PLY PLX, PLO PLB) (Otherent than N6502) (b) (Otherent than N6502) (c) (d) (d) (d) (d) (d) (d) (d) (d) (d) (d	(1)	6 1 1 2 3a 3 1 2 3 4 4 4 4 1 2 2 2 3 3 4 4 5 5 5 6 7 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7 8	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 0 1 1 0 0 1 1 1 0 0	1 1 0 0 0 0 0 1 1 1 0 0 0 0 0	NEW PBR.PC PBR.PC PBR.PC 0.S 0.S-1  PBR.PC PBR.PC-1 PBR.PC-1 0.S-2  PBR.PC-1 PBR.PC-1 0.S-2  PBR.PC-1 0.S-2  DBR.PC-1 0.S-1 0.S-2  DBR.PC-1 0.S-1	New Op Code Op Code IO Register High Register Low Op Code IO IO Register Low Register Low Register High Op Code IO IO AAL AAH AAH	1 1 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1	(f)	emulation mode, this cycle co 3. Add 1 cycle if branch is taken. 9. Add 1 cycle if branch is taken. 19. Subtract 1 cycle for 502 emul. 19. Add 1 cycle for REP.SEP 19. RW emains high during Res 19. RW emains high during Res 19. BRK bit 4 equals "0" in Emulat intons 8. Absolute Address Bank 1. Absolute Address Low 1. Absolute Address Low 1. Absolute Address Vector Light 1. Absolute Address Vector Low 1. Absolute Address Vector Low 1. Absolute Address Vector Low 1. Decement of Bank Address 1. Decement of Bank Bank Bank Bank Bank Bank Bank Bank	across p ation mo r NAT o	age tode (f	d add	lar-e:	sın 6	8502 emulation m	ode (E 1)	
?1g	(1 byte) (6 cycles)  Stack (Push) — 5 (PHP PHA PHY PHK, PHC) PHK, PHC) PHK, PHC) PHK, PHC) PHK, (1 byte) (3 and 4 cycles) (3 and 4 cycles) (6 Op Codes) (6 Op Codes) (6 Op Codes) (6 Op Codes) (8 op Codes) (8 op Codes) (9 op Codes) (1 byte) (4 and 5 cycles) Stack (Push Effective Indirect Address) — 5 (PEI) (1 Op Code) (2 bytes) (5 and 7 cycles) (6 and 7 cycles)	(1)	6 1 1 2 3a 3 1 2 3 4 4a 1 2 2a	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 0 1 1 0 0 1 1 1 0 0	1 1 0 0 0 0 0 1 1 1 0 0 0 0 0	NEW PBR,PC PBR,PC PBR,PC 0.S 0.S-1 0.S-1 0.S-1 0.S-1 0.S-1 0.S-2 PBR,PC PBR,PC PBR,PC PBR,PC 1 0.S-2 0.S-2 0.S-1 0.S-2 0.S-1 0.S-1 0.S-1 0.S-1 0.S-1 0.S-1	New Op Code Op Code IO Register High Register Low Op Code IO IO Register Low Register Low Register High Op Code IO AAL AAH AAH AAH	1 1 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1	GGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGG	emulation mode, this cycle co 3 Add 1 cycle if branch is taken. 9 Add 1 cycle if branch is taken. 10 Add 1 cycle if branch is taken. 10 Add 1 cycle if or EPSEP 10 Add 1 cycle 2 for 2 cycles afte 10 FW emains high during Resea 10 BFK bit 4 equals "0" in Emulat inations. 10 Absolute Address Bank 10 Absolute Address High 10 Absolute Address Vector High 10 Absolute Address Vector High 10 Absolute Address Vector High 10 Absolute Address Vector Low 10 Circci Regulation 10 Circci Regulation 10 Circci Regulation 10 Circci Regulation 10 Circci Regulation 10 Circci Regulation 10 Catal Bank Regulati	across p ation mo r NAT o	age tode (f	d add	lar-e:	sın 6	3502 emulation m	ode (E 1)	
''1g	(1 byte) (6 cycles)  Stack (Push) —s (PHP PHA, PHY PHK, PHD PHK, PHD) PHK, PHD, PHK, PHD, PHK, PHB) (7 Op Codes) (1 byte) (3 and 4 cycles) Stack (Pull) —s (PLP) LA PLY PLX PLO PLB) (Different than N6502) (6 Op Codes) (1 byte) (4 and 5 cycles) Stack (Push Effective Lambert Codes) (9 December Codes) (1 byte) (1 byte) (2 bytes) (6 and 7 cycles) Stack (Push Effective Lambert Codes) Stack (Push Effective Lambert Codes) (6 and 7 cycles) Stack (Push Effective Lambert Codes) Stack (Push Effective)	(1)	6 1 1 2 33a 3 1 2 3 4 4 4 4 5 5 6 6 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 0 0 1 1 1 1 1 1 1 1 1 1	1 1 0 0 0 0 0 1 1 1 0 0 0 0 0	NEW PBR,PC PBR,PC-1 0.S-1 0.S-1 PBR,PC-1 PBR,PC-1 PBR,PC-1 0.S-1 0.S-1 0.S-2 0.S-1 0.D-00 0.D-00 0.D-00 0.S-1 PBR,PC-1 0.D-00 0.D-00 0.S-1 PBR,PC-1	New Op Code Op Code IO Register High Register Low Op Code IO Op Code	1 1 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1	GGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGG	emulation mode, this cycle co. 3 Add 1 cycle it branch is taken. 9 Add 1 cycle it branch is taken. 9 Add 1 cycle for 502 emul. 9 Add 1 cycle for 802 emul. 9 Add 1 cycle for REP.SEP Wall at cycle 2 for 2 cycles afte by Bird Williams bright during Res 9 Bird Kott 4 equals "0" in Emulations 8 Absolute Address Bank 1 Absolute Address Low 1 Absolute Address Vector Light Absolute Address Vector Low Accumulation 2 Destination Bank Address Cotal Bank Register 2 Direct Offset 2 Direct Offset 3 Address 2 Direct Offset 2 Direct Offset 3 Address 2 Direct Offset 3 Direct Off	across p ation mo r NAT o	age tode (f	d add	lar-e:	sın 6	8502 emulation m	ode (E 1)	
11g	(1 byte) [6 cycles]  Stack (Push) — 5 [PHP PHA PHY PHK, PHC) PHK PHY PHK, PHC) PHK PHC) [7 Op Codes] (1 byte) (3 and 4 cycles] (3 and 4 cycles] (5 and 4 cycles] (6 Op Codes) (6 Op Codes) (6 Op Codes) (6 Op Codes) (8 Op Codes) (1 byte) (4 and 5 cycles) Stack (Push Effective Indirect Address) — 5 [PE1] (1 Op Code) [2 bytes] (6 and 7 cycles) Stack IPush Effective Anaboliute Address) — 5	(1)	6 1 1 2 2 3 3 4 4 4 a 1 2 2 a 3 4 4 5 6 6 1 1 2	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 0 0 1 1 1 1 0 0 1 1 1 1 1 0	1 1 0 0 0 0 0 1 1 1 0 0 0 0 0	NEW PBR.PC PBR.PC PBR.PC-1 0.S-1 0.S-1 PBR.PC-1 PBR.PC-1 PBR.PC-1 PBR.PC-1 0.S-1 0.S	New Op Code Op Code IO Register High Register Low Op Code IO IO Register Low Register Low Register Low Register Aigh Op Code A A A A A A A A A A A A A A A A A A A	1 1 0 0 0	GGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGG	emulation mode, this cycle co 3 Add 1 cycle if branch is taken. 9 Add 1 cycle if branch is taken. 19 Add 1 cycle if branch is taken. 19 Add 1 cycle if or 6502 emul. 19 Add 1 cycle if or 2 cycles afte 19 PKW emains high during fless 19 BKK bit 4 equals "0" in Emulat inations. 18 Absolute Address Bank 18 Absolute Address High 18 Absolute Address Vector High 18 Absolute Address Vector High 18 Absolute Address Vector Low 18 Absolute Address Low 18 Absolute Address 18 Ab	across p ation mo r NAT o	age tode (f	d add	lar-e:	sın 6	502 emulation m	ode (E 1)	
'1g	(1 byte) (6 cycles)  Stack (Push) —5 (PHP PHA PHY PHK PHO PHK PHO PHO PHO PHO (7 Op Codes) (1 byte) (3 and 4 cycles) Stack (Pull) —5 (PLP, PLA PLY PLX PLO PLB) (Olferent than N6502) (6 Op Codes) (1 byte) (4 and 5 cycles) Stack (Push Effective Indirect Address) —5 (PE) (1 Op Code) (1 Op Code) (2 Op Code) (3 And 5 cycles) Stack (Push Effective Indirect Address) —5 (PE) (5 and 7 cycles) Stack Push Effective Ansolute Address) —5 (PEA)	(1)	6 1 1 2 33a 3 1 2 3 4 4 4 4 5 5 6 6 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 0 0 1 1 1 1 1 1 1 1 1 1	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	NEW PBR,PC PBR,PC-1 0.S 0.S-1 PBR,PC-1 PBR,PC-1 PBR,PC-1 PBR,PC-1 PBR,PC-1 0.S-1 0.S-1 0.S-1 0.S-1 0.S-1 0.S-1 PBR,PC-1	New Op Code Op Code Op Code Op Code Op Code IO Register Low Register Low Register Low Register Low Register High Op Code IO AAL AAH AAL Op Code AAL AAH AAL AAH AAL AAH AAL AAH AAL	1 1 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1	GGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGG	emulation mode, this cycle co. 3 Add 1 cycle it branch is staken. 9 Add 1 cycle it branch is staken. 9 Add 1 cycle it branch is staken. 9 Add 1 cycle for S602 emul. 9 Add 1 cycle staken. 9 Add 1 cycl	across p ation mo r NAT o	age tode (f	d add	lar-e:	sın 6	5502 emulation m	ode (E 1)	
?1g ?1h	(1 byte) (6 cycles)  Stack (Push) —s (PHP PHA, PHY, PHX, PHO, PHK, PHH) (7 Op Codes) (1 byte) (3 and cycles) Stack (Push PLY PHX, PHO, PHK, PHY, EX PLY, EX PL	(1) (2)	6 1 1 2 2 3 3 4 4 4 a 1 2 2 a 3 4 4 5 6 6 1 1 2	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	771111111111111111111111111111111111111	1 0 0 1 1 1 1 0 0 1 1 1 1 1 0	1 1 0 0 0 0 0 1 1 1 0 0 0 0 0 1 1 1 1 0	NEW PBR,PC PBR,P	New Op Code Op Code IO Register High Register Low Op Code IO IO Register Low Register Low Register Low Register Aigh Op Code A A A A A A A A A A A A A A A A A A A	1 1 0 0 0	GGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGG	emulation mode, this cycle co 3 Add 1 cycle if branch is taken if Add 1 cycle if Or 2 cycles after if Add 1 cycle if Add 1 cycles after if Add 1 cycle if Add 1 cycles after if Add 1 cycles if Add 1 cycles if Add 1 cycles if Add 1 cycles if Add 1 cycles if Add	across p ation mo r NAT o	age tode (f	d add	lar-e:	sın 6	502 emulation m	ode (E 1)	
'1g	(1 byte) (6 cycles)  Stack (Push) —5 (PHP PHA PHY PHK PHO PHK PHO PHO PHO PHO (7 Op Codes) (1 byte) (3 and 4 cycles) Stack (Pull) —5 (PLP, PLA PLY PLX PLO PLB) (Olferent than N6502) (6 Op Codes) (1 byte) (4 and 5 cycles) Stack (Push Effective Indirect Address) —5 (PE) (1 Op Code) (1 Op Code) (2 Op Code) (3 And 5 cycles) Stack (Push Effective Indirect Address) —5 (PE) (5 and 7 cycles) Stack Push Effective Ansolute Address) —5 (PEA)	(1) (2)	6 1 1 2 3 3 3 3 1 2 2 3 4 4 4 4 5 6 1 1 2 2 3 3 4 4 5 5 6 6 6 1 1 2 2 3 3 4 5 6 6 6 6 6 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	771111111111111111111111111111111111111	1 0 0 1 1 1 1 0 0 1 1 1 1 1 0	1 1 0 0 0 0 0 1 1 1 0 0 0 0 0 1 1 1 1 0	NEW PBR,PC PBR,PC-1 0.S 0.S-1 PBR,PC-1 PBR,PC-1 PBR,PC-1 PBR,PC-1 PBR,PC-1 0.S-1 0.S-1 0.S-1 0.S-1 0.S-1 0.S-1 PBR,PC-1	New Op Code Op Code IO Register High Register Low Op Code IO IO AAL AAH AAH AAH AAH AAH AAH AAH AAH AAH	1 1 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1	GGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGG	emulation mode, this cycle co. 3 Add 1 cycle it branch is taken. 9 Add 1 cycle if branch is taken. 9 Add 1 cycle if branch is taken. 9 Add 1 cycle for 502 emul. 9 Add 1 cycle for 502 emul. 9 Add 1 cycle for EPSEP. 9 Have a cycle 2 to 2 cycles afte 9 Fix Weemans high during Rese 9 BRK bit 4 equals "0" in Emulations 8 Absolute Address Bank 1 Absolute Address Low Address Low	across p ation mo r NAT o	age tode (f	d add	lar-e:	sın 6	502 emulation m	ode (E 1)	
'1g	(1 byte) (6 cycles)  Stack (Push) —s (PHP PHA, PHY, PHX, PHO, PHK, PHH) (7 Op Codes) (1 byte) (3 and 4 cycles) Stack (Push) —S Stack (Push Effective Indirect Address) —s (PE) (1 byte) (4 and 5 cycles) Stack (Push Effective Indirect Address) —s (PE) (1 Op Code) (2 bytes) (5 and 7 cycles) Stack (Push Effective Ansolute Address) —s (PE) (1 Dy Code)	(1) (2)	6 1 1 2 3 3 3 3 1 2 2 3 4 4 4 4 5 6 1 1 2 2 3 3 4 4 5 5 6 6 6 1 1 2 2 3 3 4 5 6 6 6 6 6 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 0 0 1 1 1 1 1 1 1 0	1 1 0 0 0 0 0 1 1 1 0 0 0 0 0 1 1 1 1 0	NEW PBR,PC PBR,P	New Op Code Op Code IO Register High Register Low Op Code IO IO AAL AAH AAH AAH AAH AAH AAH AAH AAH AAH	1 1 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1	GGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGG	emulation mode, this cycle co 5 Add 1 cycle it branch is taken.  J. Add 1 cycle it branch is taken.  J. Subtract 1 cycle for AEP.SEP  Wast at cycle 2 for 2 cycles afte 10 per 10	across p ation mo r NAT o	age tode (f	d add	lar-e:	sın 6	5502 emulation m	ode (E 1)	
'''g '''h '''h	(I byrie) (6 cycles)  Stack (Push) —s (PHP PHA, PHY, PHA, PHO, PHA, PHY, PHA, (7 Op Codes) (1 byrie) (3 and 4 cycles) Stack (Pul)—PLX PLD PLB) (6 Op Codes) (1 byrie) (1 byrie) (6 Op Codes) (1 byrie) (1 byrie) (2 op Codes) (2 byries) (3 and 7 cycles)  Stack (Push Effective Ansoulide Address)—s (PEI) (1 Op Code) (2 byries) (5 and 7 cycles)  Stack (Push Effective Ansoulide Address)—s (1 Op Code) (3 byries) (5 cycles)  Stack (Push Effective Program Codenter Relative	(1)	6 1 1 2 3 3 3 3 1 2 2 3 4 4 4 4 5 6 1 1 2 2 3 3 4 4 5 5 6 6 6 1 1 2 2 3 3 4 5 6 6 6 6 6 7 8 7 8 7 8 7 8 7 8 7 8 7 8 7	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 0 0 1 1 1 1 1 1 1 0	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	NEW PBR.PC O.S-1 O.S-1 O.S-2 PBR.PC O.S-2 PBR.PC PBR.PC PBR.PC PBR.PC PBR.PC PBR.PC PBR.PC O.S-0 O.S-0 O.S-0 O.S-0 O.S-0 O.S-0 O.S-0 O.S-0 O.S-0 O.S-1 O.	New Op Code Op Code IO Register High Register Low Op Code IO Register Low Op Code IO Op Code IO Op Code AAL AAH AAH AAL AAH AAH AAH AAH AAH AAH	1 1 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1	OBB DB D	emulation mode, this cycle co. 3 Add 1 cycle it branch is taken. 9 Add 1 cycle it branch is taken. 9 Add 1 cycle it branch is taken. 9 Add 1 cycle for 502 emul. 9 Add 1 cycle for 502 emul. 9 Add 1 cycle for EPSEP. 9 New York of the Sept. 9 Brit Miller of the Sept.	across p ation mo r NAT o	age tode (f	d add	lar-e:	sın 6	is02 emulation m	ode (E 1)	
?1g ?1h 21ı	(1 byte) (6 cycles)  Stack (Push) — 5 (PHP PHA PHY PHK, PHO PHK PHB) (7 Op Codes) (1 byte) (3 and 4 cycles) Stack (Pull) — 5 (PLP, PLA PLY PLX, PLO PLB) (Olferent than NS502) (6 Op Codes) (1 byte) (4 and 5 cycles) Stack (Push Effective Indirect Address) — 5 (PE) (1 Op Code) (2 byte) (5 and 7 cycles) Stack (Push Effective Indirect Address) — 5 (PE) (1 op Code) (2 bytes) (5 and 7 cycles) Stack (Push Effective Ansolute Address) — 5 (PE) (1 Op Code) (1 bytes) (2 bytes) (3 cycles) Stack (Push Effective Ansolute Address) — 5 (PE) (1 op Code) (1 bytes) (5 cycles) (5 cycles) (5 cycles)	(1)	6 1 1 2 2 3 3 3 3 3 4 4 4 3 3 3 4 4 4 3 5 5 5 6 6 1 1 2 2 3 3 4 4 5 5 5 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	100111	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	NEW PBR.PC	New Op Code Op Code IO Register High Register Low Op Code IO Register Low Op Code IO IO Register Low Op Code IO Op Code Op	1 1 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1	GGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGG	emulation mode, this cycle co 5 Add 1 cycle if branch is taken il Add 1 cycle for RF/SEP il Wall at cycle 2 for 2 cycles afte il New York in the Add 1 cycle if a	across p ation mo r NAT o	age tode (f	d add	lar-e:	sın 6	5502 emulation m	ode (E 1)	
?1g ?1h 21i	(1 byte) (6 cycles)  Stack (Push) —s (PHP PHA, PHY PHX, PHO, PHX, PHB) (7 Op Codes) (1 byte) (3 and 4 cycles) Stack (Pull) —s (PLPP, A. PLYPLX PLD PLB) (Otherent than N6502) (Otherent than N6502) (I byte) (byte) (c) (byte) (c) (c) (c) (c) (c) (c) (c) (c) (c) (c	(1)	6 1 1 2 2 3 3 3 3 1 2 2 2 3 3 4 4 4 5 5 6 6 1 1 2 2 3 3 4 4 5 5 6 6 1 1 2 2 3 3 4 4 5 5 6 6 1 1 2 2 3 3 4 4 5 5 6 6 1 1 2 2 3 3 4 6 5 6 6 6 1 1 2 2 3 3 4 6 5 6 6 6 1 1 2 2 3 3 4 6 5 6 6 6 6 1 1 2 2 3 3 4 6 5 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1000111	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	NEW PBR.PC PBR.P	New Op Code Op Code IO Register High Register Low Op Code IO Register Low Op Code IO Op Code II Op	1 1 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1	OB DB	emulation mode, this cycle co. 3 Add 1 cycle it branch is taken. 9 Add 1 cycle it branch is taken. 9 Add 1 cycle it branch is taken. 9 Add 1 cycle for SO2 emul. 9 Add 1 cycle safet by Maria ta cycle 2 for 2 cycles after 9 BRK bit 4 equals "0" in Emulations. 8 Absolute Address Bank 1 Absolute Address High Labsolute Address Low Accumulation 4 Absolute Address Vector Low Accumulation 4 Absolute Address Vector Low Accumulation 5 Absolute Address Vector Low Accumulation 5 Absolute Address Vector Low Destination Bank Address Cotal Bank Register 1 Immediate Data Low Internal Operation 5 Status Register Program Bank Register Program Bank Register Program Bank Register Program Bank Register Status Register Program Bank Register Status Register Program Bank Register Status Register Regist	across p ation mo r NAT o	age tode (f	d add	lar-e:	sın 6	502 emulation m	ode (E 1)	
?1g ?1h 21ı	(I byte) (6 cycles)  Stack (Push) —s (PHP PHA PHY PHK PHO PHK PHO PHO PHO PHO (7 Op Codes) (1 byte) (3 and 4 cycles) Stack (Pull) —s (PLP, PLA PLY PLX PLO PLB) (Olferent than NS502) (6 Op Codes) (1 byte) (4 and 5 cycles) Stack (Push Effective Indirect Address) —s (PEI) (1 Op Code) (2 byte) (5 and 7 cycles) Stack (Push Effective Indirect Address) —s (PEI) (1 Op Code) (2 bytes) (5 and 7 cycles) Stack (Push Effective Ansolute Address) —s (PEA) (1 Op Code) (1 bytes) (5 cycles) Stack Push Effective Ansolute Address) —s (PEA) (1 Op Code) (1 bytes) (5 cycles) (5 cycles)	(1)	6 1 1 2 2 3 3 3 3 4 4 4 9 1 2 2 2 2 3 3 4 4 4 9 5 5 5 6 6 1 1 2 2 3 3 4 4 4 9 5 5 5 6 6 1 1 2 2 3 3 4 4 5 5 5 6 6 1 1 2 2 3 3 4 4 5 5 5 6 6 1 1 2 2 3 3 6 5 5 6 6 1 1 2 2 3 3 6 5 5 6 6 6 1 1 2 2 3 3 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	100111	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	NEW PBR.PC	New Op Code Op Code IO Register High Register Low Op Code IO Register Low Op Code IO IO Register Low Op Code IO IO IO AAL AAH AAH AAH AAH AAH AAH AAH AAH AAH	1 1 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1	GGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGG	emulation mode, this cycle co 3 Add 1 cycle if branch is taken il Add 1 cycle for REP SEP il Wall at cycle 2 for 2 cycles afte il Piker in Add 1 cycle 2 for 2 cycles afte il Piker in Add 1 cycle in Add 1 cycles afte il Wall at cycle 2 for 2 cycles afte il Wall at cycle 2 for 2 cycles afte il Wall at cycle in Add 2 cycles afte il Wall at cycles after in Add 2	across p ation mo r NAT o	age tode (f	d add	lar-e:	sın 6	5502 emulation m	ode (E 1)	
?1g ?1n 21ı	(1 byte) (6 cycles)  Stack (Push) —s (PHP PHA, PHY PHX, PHO, PHA, PHY PHX, PHO, PHA, PHY PHX, (7 Op Codes) (1 byte) (3 and 4 cycles) Stack (Pull) —s (PLP) A, PLY PLX, PLO PLB) (Otherent than N6502) (8 Op Codes) (4 and 5 cycles) Stack (Push Effective Indirect Address) —s (PEI) (1 Op Code) (2 bytes) (6 and 7 cycles)  Stack (Push Effective Ansolute Address) —s (PEI) (1 Op Code) (3 bytes) (5 cycles) Stack (Push Effective Ansolute Address) —s (PEA) (1 Op Code) (3 bytes) (5 cycles)	(1)	6 1 1 2 2 3 3 3 1 2 2 3 3 4 4 4 4 4 4 4 4 5 1 2 2 3 3 4 4 5 1 2 2 3 3 4 4 5	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1000111	1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	NEW PBR.PC OS-1 OS-1 OS-1 OS-1 OS-1 OS-1 OS-1 OS-1	New Op Code Op Code IO Register High Register Low Op Code IO Register Low Op Code IO Op	1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	GGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGG	emulation mode, this cycle co 3 Add 1 cycle if branch is taken il Add 1 cycle for REP SEP il Wall at cycle 2 for 2 cycles afte il Piker in Add 1 cycle 2 for 2 cycles afte il Piker in Add 1 cycle in Add 1 cycles afte il Wall at cycle 2 for 2 cycles afte il Wall at cycle 2 for 2 cycles afte il Wall at cycle in Add 2 cycles afte il Wall at cycles after in Add 2	across p ation mo r NAT o	age tode (f	d add	lar-e:	sın 6	502 emulation m	ode (E 1)	
?1g ?1h 21i	(I byte) (6 cycles)  Stack (Push) — 5 (PHP PHA PHY PHK, PHO PHK PHB) (7 Op Codes) (1 byte) (3 and 4 cycles) Stack (Pull) — 5 (PLP, PLA PLY PLX, PLO PLB) (Olferent than NS502) (6 Op Codes) (1 byte) (4 and 5 cycles) Stack (Push Effective Indirect Address) — 5 (PEI) (1 Op Code) (2 byte) (5 and 7 cycles) Stack (Push Effective Indirect Address) — 5 (PEI) (1 Op Code) (2 bytes) (5 and 7 cycles) Stack (Push Effective Ansolute Address) — 5 (PEA) (1 Op Code) (1 bytes) (5 cycles) Stack Push Effective Ansolute Address) — 5 (PEA) (1 Op Code) (1 bytes) (1 Op Code) (1 bytes) (1 Op Code)	(1)	6 1 1 2 2 3 3 3 3 1 2 2 2 3 3 4 4 4 5 5 6 6 1 1 2 2 3 3 4 4 5 5 6 6 1 1 2 2 3 3 4 4 5 5 6 6 1 1 2 2 3 3 4 4 5 5 6 6 1 1 2 2 3 3 4 6 5 6 6 6 1 1 2 2 3 3 4 6 5 6 6 6 1 1 2 2 3 3 4 6 5 6 6 6 6 1 1 2 2 3 3 4 6 5 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	100111	1 1 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0	NEW PBR.PC PBR.PC PBR.PC PBR.PC PBR.PC PBR.PC-1 PBR.PC-1 0.S-1 0.S-2 PBR.PC-1 0.S-1 0.S-2 PBR.PC-1 0.S-1 0.S-1 PBR.PC-1 PBR.PC-1 PBR.PC-1 0.D-100 0.D-	New Op Code Op Code IO Register High Register Low Op Code IO Register Low Op Code IO Op Code Op Cod	1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	GGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGGG	emulation mode, this cycle co  \$ Add 1 cycle if branch is taken,  \$ Add 1 cycle if branch is taken,  \$ Add 1 cycle if branch is taken,  \$ Add 1 cycle if or BEP SEP   \$ Wat at cycle 2 for 2 cycles atte  \$ Part	icross p alton mc r NAT a it.	nvalid age t ode (f r īRQ	d add	lar-e:	sın 6	5502 emulation m	ode (E 1)	
?1g ?1h 21;	(1 byte) (6 cycles)  Stack (Push) —s (PHP PHA, PHY PHX, PHD, PHK, PHB) (7 Op Codes) (1 byte) (3 and 4 cycles) Stack (Pull) —s (PLP) A, PLY PLX PLO PLB) (Different than N6502) (8 Op Codes) (4 and 5 cycles) Stack (Push Effective Indirect Address) —s (PEI) (1 bytes) (6 and 7 cycles)  Stack (Push Effective Ansolute Address) —s (PEI) (1 op Code)	(1)	6 1 1 2 2 3 3 3 1 2 2 3 3 4 4 4 4 4 4 4 4 5 1 2 2 3 3 4 4 5 1 2 2 3 3 4 4 5	3 1 1 1 1 3 3 1 1 1 1 3 3 1 1 1 1 1 1 1	771111111111111111111111111111111111111	100011111111111111111111111111111111111	1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	NEW PBR.PC PBR.PC PBR.PC PBR.PC PBR.PC PBR.PC PBR.PC PBR.PC PBR.PC O.S-1  PBR.PC PBR.PC O.S-2  PBR.PC O.S-2  PBR.PC O.S-2  PBR.PC O.S-2  PBR.PC O.S-2  PBR.PC O.S-2  O.S-1  PBR.PC DBR.PC O.S-1  PBR.PC O.S-1  PBR.PC O.S-1  PBR.PC O.S-1  PBR.PC O.S-1  PBR.PC DBR.PC O.S-1  PBR.PC O.S-1  PBR.PC O.S-1  PBR.PC O.S-1  PBR.PC O.S-1  PBR.PC O.S-1	New Op Code Op Code IO Register High Register Low Op Code IO Register Low Op Code IO Op Code II Op Code IO Op Code II Op	1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	G G G G G G G G G G G G G G G G G G G	emulation mode, this cycle co. 3 Add 1 cycle it branch is taken. 9 Add 1 cycle it branch is taken. 9 Add 1 cycle it branch is taken. 9 Add 1 cycle for 5602 emul. 9 Add 1 cycle for 8622 emul. 9 Add 1 cycle for 8622 emul. 9 Add 1 cycle for 8722 emul. 9 Add 1 cycle safet by Maria at cycle 2 for 2 cycles after 9 BRK bit 4 equals "0" in Emulations. 8 Absolute Address Bank 1 Absolute Address Low 1 Absolute Address Vector Light Absolute Address Vector Low Accumulation Direct Registers Vector Low Accumulation Direct Registers Vector Low Destination Garanton Garan	a Mode	nvalid age t ode (f r īRQ	d add	lar-e:	sın 6	502 emulation m	ode (E 1)	
?1g ?1h 21;	(I byte) (i	(2)	6 1 1 1 2 2 3 3 3 3 1 2 2 3 4 4 4 4 5 6 6 1 2 2 3 3 4 4 5 6 6 1 2 2 3 4 4 5 6 6 1 2 3 3 4 5 6 6 1 2 3 3 4 5 5 6 6 1 2 3 3 4 5 6 6 1 2 3 3 4 5 5 6 6 1 2 3 3 4 5 5 6 6 1 2 3 3 4 5 5 6 6 1 2 3 3 4 5 5 6 6 1 2 3 3 4 5 5 6 6 1 2 3 3 4 5 5 6 6 1 2 3 3 4 5 5 6 6 1 2 3 3 4 5 5 6 6 1 2 3 3 4 5 5 6 6 1 2 3 3 4 5 5 6 6 1 2 3 3 4 5 5 6 6 1 2 3 3 4 5 5 6 6 1 2 3 3 4 5 5 6 6 1 2 3 3 4 5 5 6 6 6 1 2 3 3 4 5 6 6 1 2 3 3 4 5 5 6 6 1 2 3 3 4 5 6 6 1 2 3 3 4 5 6 6 1 2 3 3 4 5 6 6 1 2 3 3 4 5 6 6 1 2 3 3 4 5 6 6 1 2 3 3 4 5 6 6 1 2 3 3 4 5 6 6 1 2 3 3 4 5 6 6 1 2 3 3 4 5 6 6 1 2 3 3 4 5 6 6 1 2 3 3 4 5 6 6 1 2 3 3 4 5 6 6 1 2 3 5 6 6 1 2 2 5 6 6 1 2 2 5 6 6 1 2 2 5 6 6 1 2 2 5	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	10001111110001111111000111111000111110001111	1 1 0 0 0 0 1 1 1 0 0 0 0 1 1 1 0 0 0 0	NEW PBR.PC	New Op Code Op Code IO Register Low Op Code IO Register Low Op Code IO Register Low Op Code IO Op Code	1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	G G G G G G G G G G G G G G G G G G G	emulation mode, this cycle co  \$ Add 1 cycle if branch is taken,  \$ Add 1 cycle if branch is taken,  \$ Add 1 cycle if branch is taken,  \$ Add 1 cycle if or BEP SEP   \$ Wat at cycle 2 for 2 cycles atte  \$ Part	icross procession medical services of NAMI and the services of	nvalid age t ode (f r īRQ	d add	lar-e:	sın 6	5502 emulation m	ode (E 1)	
?1g ?1h 21j	(1 byte) (6 cycles)  Stack (Push) —s (PHP PHA, PHY PHX, PHD, PHA, PHY PHX, PHD, PHA, PHY PHX, (7 Op Codes) (1 byte) (3 and 4 cycles) Stack (Pull) —s (PLP) LA PLY PLX PLO PLB) (Different than N6502) (8 Op Codes) (4 Opt Codes) (4 Opt Codes) (5 Op Codes) (6 Op Codes) (6 Op Codes) (1 Op Codes) (1 Dytes) (6 and 7 cycles)  Stack (Push Effective Indirect Address) —s (PEI) (1 Op Code) (1 Op Code) (3 opt Codes) (4 opt Codes) (5 opt Codes) (5 opt Codes) (6 opt Codes) (6 opt Codes) (7 op Codes) (8 opt Codes) (9	(2)	6 1 1 2 2 3 3 3 1 2 2 3 3 4 4 4 4 4 4 4 4 5 1 2 2 3 3 4 4 5 1 2 2 3 3 4 4 5	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	100011111111111111111111111111111111111	1 1 0 0 0 0 1 1 0 0 0 0 0 1 1 1 0 0 0 0	NEW PBR.PC PBR.PC PBR.PC PBR.PC PBR.PC PBR.PC PBR.PC PBR.PC PBR.PC OS-1 OS-1 OS-1 OS-1 OS-1 OS-1 OS-1 OS-1	New Op Code Op Code IO Register High Register Low Op Code IO Register Low Op Code IO Op Code OD Op Code OD Op Code OD Op Code OD Op Code	1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	emulation mode, this cycle co.  3 Add 1 cycle if branch is taken.  3 Add 1 cycle for REP SEP  3 Wat at cycle 2 to 2 cycles atte.  3 Hill in the cycle 2 of 2 cycles atte.  4 Brould in the cycle 2 of 2 cycles atte.  5 Bit Marian Signification of the cycles atte.  4 Absolute Address Bank  4 Absolute Address High  5 Absolute Address Low  6 Absolute Address Low  7 Absolute Address Low  6 Absolute Address Vector Low  Accumulator  9 Direct Register  1 Direct Offset  1 Immediate Data High  1 Imm	icross procession medical services of NAMI and the services of	nvalid age t ode (f r īRQ	d add	lar-e:	sın 6	502 emulation m	ode (E 1)	
?1g ?1h 21i 21j	(I byte) (6 cycles)  Stack (Push) —s (PHP PHA, PHY, PHX, PHO, PHK, PHH) (7 Op Codes) (1 byte) (3 and 4 cycles) Stack (Push PLY PLX, PLD PHC, PHC) (6 DC Codes) (1 byte) (6 And 5 cycles) Stack (Push PLY PLX, PLD PLB) ((b)tferent than Ne5002) (6 Op Codes) (1 byte) (4 and 5 cycles) Stack (Push Effective Indirect Address) —s (PEI) (1 Op Code) (2 bytes) (5 and 7 cycles) Stack (Push Effective Ansolute Address) —s (PEA) (1 Op Code) (3 bytes) (5 cycles) Stack (Push Effective Program Counter Relative Address) —s (PEA) (1 Op Code) (3 Op Code) (4 Cycles) Stack (Push Effective Program Counter Relative Address) —s (PEA) (1 Op Code) (6 cycles) Stack (Push Effective Program Counter Relative Address) —s (PEA) (6 Cycles) Stack Relative —d.s (6 Cycles)	(2)	6 1 1 1 2 2 3 3 3 3 1 2 2 3 4 4 4 4 5 6 6 1 2 2 3 3 4 4 5 6 6 1 2 2 3 4 4 5 6 6 1 2 3 3 4 5 6 6 1 2 3 3 4 5 5 6 6 1 2 3 3 4 5 6 6 1 2 3 3 4 5 5 6 6 1 2 3 3 4 5 5 6 6 1 2 3 3 4 5 5 6 6 1 2 3 3 4 5 5 6 6 1 2 3 3 4 5 5 6 6 1 2 3 3 4 5 5 6 6 1 2 3 3 4 5 5 6 6 1 2 3 3 4 5 5 6 6 1 2 3 3 4 5 5 6 6 1 2 3 3 4 5 5 6 6 1 2 3 3 4 5 5 6 6 1 2 3 3 4 5 5 6 6 1 2 3 3 4 5 5 6 6 1 2 3 3 4 5 5 6 6 6 1 2 3 3 4 5 6 6 1 2 3 3 4 5 5 6 6 1 2 3 3 4 5 6 6 1 2 3 3 4 5 6 6 1 2 3 3 4 5 6 6 1 2 3 3 4 5 6 6 1 2 3 3 4 5 6 6 1 2 3 3 4 5 6 6 1 2 3 3 4 5 6 6 1 2 3 3 4 5 6 6 1 2 3 3 4 5 6 6 1 2 3 3 4 5 6 6 1 2 3 3 4 5 6 6 1 2 3 3 4 5 6 6 1 2 3 5 6 6 1 2 2 5 6 6 1 2 2 5 6 6 1 2 2 5 6 6 1 2 2 5	3 1 1 1 1 3 5 1 1 1 1 3 5 5 1 1 1 1 1 1		10001111110001111111000111111000111110001111	1 1 0 0 0 0 0 1 1 0 0 0 0 0 1 1 1 0 0 0 0 1 1 0 0 0	NEW PBR.PC	New Op Code Op Code IO Register Low Op Code IO Register Low Op Code IO Register Low Op Code IO AAL AAH AAH AAH AAH AAH AAH AAH AAH COP CODE Offset Hop IO OP Code Offset Hop IO OP COD OF CODE OF CODE OP CODE OP CODE OP COD	1 1 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	emulation mode, this cycle co.  3 Add 1 cycle if branch is taken.  3 Add 1 cycle for REP SEP  3 Wat at cycle 2 to 2 cycles atte.  3 Hill in the cycle 2 of 2 cycles atte.  4 Brould in the cycle 2 of 2 cycles atte.  5 Bit Marian Signification of the cycles atte.  4 Absolute Address Bank  4 Absolute Address High  5 Absolute Address Low  6 Absolute Address Low  7 Absolute Address Low  6 Absolute Address Vector Low  Accumulator  9 Direct Register  1 Direct Offset  1 Immediate Data High  1 Imm	icross procession medical services of NAMI and the services of	nvalid age t ode (f r īRQ	d add	lar-e:	sın 6	5502 emulation m	ode (E 1)	





### Pin Function Table


Pin	Description
A0-A15	Address Bus
ABORT	Abort Input
B€	Bus Enable
φ2 (IN)	Phase 2 in Clock
φ1 (OUT)	Phase 1 Out Clock
φ2 (OUT)	Phase 2 Out Clock
D0-D7	Data Bus (G65SC802)
D0/BA0-D7/BA7	Data Bus, Multiplexed (G65SC816)
E	Emulation Select
ĪRQ	Interrupt Request
ML	Memory Lock
M/X	Mode Select (PM or Px)

Pin	Description
NC	No Connection
NMI	Non-Maskable Interrupt
RDY	Ready
RES	Reset
R/W	Read/Write
so	Set Overflow
SYNC	Synchronize
VDA	Valid Data Address
VP	Vector Pull
VPA	Valid Program Address
VDD	Positive Power Supply (+5 Volts)
Vss	Internal Logic Ground











Notes:

New signal pins on G65SC802 not available on 40-pin DIP version.



### **Ordering Information**

