


## 2-MBIT (128K X 16, 256K X 8) SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY

28F200BV-T/B, 28F200CV-T/B, 28F002BV-T/B

- Intel SmartVoltage Technology
  - 5V or 12V Program/Erase
  - 3.3V or 5V Read Operation
  - Increased Programming Throughput at 12V Vpp
- Very High-Performance Read
  - 5V: 60/80/120 ns Max. Access Time, 30/40 ns Max. Output Enable Time
  - 3V: 110/150/180 ns Max Access 65/90 ns Max. Output Enable Time
- **Low Power Consumption** 
  - Max 60 mA Read Current at 5V
  - Max 30 mA Read Current at 3V
- x8/x16-Selectable Input/Output Bus
  - 28F200 for High Performance 16- or 32-bit CPUs
- x8-Only Input/Output Architecture
  - 28F002B for Space-Constrained 8-bit Applications
- **■** Optimized Array Blocking Architecture
  - One 16-KB Protected Boot Block
  - Two 8-KB Parameter Blocks
  - One 96-KB Main Block
  - One 128-KB Main Blocks
  - Top or Bottom Boot Locations
- Absolute Hardware-Protection for Boot Block
- Software EEPROM Emulation with Parameter Blocks
- Extended Temperature Operation
  - --40°C to +85°C

- Extended Cycling Capability
  - 100,000 Block Erase Cycles (Commercial Temperature)
  - 10,000 Block Erase Cycles (Extended Temperature)
- Automated Word/Byte Write and Block Erase
  - Industry-Standard Command User Interface
  - Status Registers
  - Erase Suspend Capability
- SRAM-Compatible Write Interface
- Automatic Power Savings Feature
  - 1 mA Typical I<sub>CC</sub> Active Current in Static Operation
- Reset/Deep Power-Down Input
  - 0.2 μA I<sub>CC</sub> Typical
  - Provides Reset for Boot Operations
- Hardware Data Protection Feature
  - Erase/Write Lockout during Power Transitions
- Industry-Standard Surface Mount Packaging
  - 40-Lead TSOP
  - 44-Lead PSOP: JEDEC ROM Compatible
  - 48-Lead TSOP
  - -- 56-Lead TSOP
- Footprint Upgradeable to 2-Mbit and 8-Mbit Boot Block Flash Memories
- **ETOX™ IV Flash Technology**



290531-26

# 2-MBIT (128K x 16, 256K x 8) SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY

CONTENTS PAGE	CONTENTS PAGE
1.0 PRODUCT FAMILY OVERVIEW 5-114	3.5 Power Consumption 5-135
1.1 New Features in the SmartVoltage	3.5.1 Active Power 5-135
Products 5-114	3.5.2 Automatic Power Savings 5-135
1.2 Main Features 5-114	3.5.3 Standby Power 5-135
1.3 Applications 5-116	3.5.4 Deep Power-Down Mode 5-135
1.4 Pinouts 5-116	3.6 Power-Up/Down Operation 5-135
1.5 Pin Descriptions 5-120	3.6.1 RP# Connected to System Reset 5-135
<b>2.0 PRODUCT DESCRIPTION</b> 5-122 2.1 Memory Blocking Organization 5-122	3.6.2 V <sub>CC</sub> , V <sub>PP</sub> and RP <i>#</i> Transitions 5-136
2.1.1 Boot Block 5-122	3.7 Power Supply Decoupling 5-136
2.1.2 Parameter Blocks 5-122	3.7.1 V <sub>PP</sub> Trace on Printed Circuit
2.1.3 Main Blocks 5-122	Boards 5-136
3.0 PRODUCT FAMILY PRINCIPLES OF OPERATION	4.0 ABSOLUTE MAXIMUM RATINGS5-137
3.1 Bus Operations 5-124	5.0 COMMERCIAL OPERATING
3.2 Read Operations 5-124	CONDITIONS
3.2.1 Read Array 5-124	5.1 Applying V <sub>CC</sub> Voltages 5-138
3.2.2 Intelligent Identifiers 5-126	5.2 DC Characteristics 5-139
3.3 Write Operations 5-126	5.3 AC Characteristics 5-143
3.3.1 Command User Interface 5-126	6.0 EXTENDED OPERATING CONDITIONS
3.3.2 Status Register 5-129	6.1 Applying V <sub>CC</sub> Voltages 5-153
3.3.3 Program Mode 5-130	6.2 DC Characteristics 5-154
3.3.4 Erase Mode 5-130	6.3 AC Characteristics 5-159
3.4 Boot Block Locking 5-131	
3.4.1 V <sub>PP</sub> = V <sub>IL</sub> for Complete Protection5-131	7.0 ADDITIONAL INFORMATION 5-164
3.4.2 WP# = V <sub>IL</sub> for Boot Block	7.1 Ordering Information 5-164
Locking 5-131	7.2 References 5-165
3.4.3 RP# = V <sub>HH</sub> or WP# = V <sub>IH</sub> for Boot Block Unlocking 5-131	7.3 Revision History 5-166

**4**826175 0165779 912 **=** 



### 1.0 PRODUCT FAMILY OVERVIEW

This datasheet contains the specifications for the products in the SmartVoltage 2-Mbit boot block flash memory family. These are the -BV/CV suffix products which offer offer 3.0–3.6V and 5V V<sub>CC</sub> operation. Throughout this datasheet, the 28F200 refers to all x8/x16 2-Mbit products, while 28F002B refers to all x8 2-Mbit boot block products. Section 1 provides an overview of the flash memory family including applications, pinouts and pin descriptions. Sections 2 and 3 describe the memory organization and operation for these products. Finally, Sections 4 and 5 contain the family's operating specifications.

## 1.1 New Features in the SmartVoltage Products

The SmartVoltage boot block flash memory family offers identical operation with the BX/BL 12V program products, except for the differences listed below. All other functions are equivalent, including signatures, write commands, and pinouts.

WP# pin has replaced a DU (Don't Use) pin.
Connect the WP# pin to control signal or to V<sub>CC</sub>
or GND (in this case, a logic-level signal can be
placed on DU pin). See Tables 2 and 9 to see
how the WP# pin works.

- 5V program/erase operation has been added. If switching V<sub>PP</sub> for write protection, switch to GND (not 5V) for complete write protection. To take advantage of 5V write-capability, allow for connecting 5V to V<sub>PP</sub> and disconnecting 12V from V<sub>PP</sub> line.
- Enhanced circuits optimize low V<sub>CC</sub> performance, allowing operation down to V<sub>CC</sub> = 3.3V.

If you are using BX/BL 12V V<sub>PP</sub> boot block products today, you should account for the differences listed above and also allow for connecting 5V to V<sub>PP</sub> and disconnecting 12V from V<sub>PP</sub> line, if 5V writes are desired.

### 1.2 Main Features

Intel's SmartVoltage technology is the most flexible voltage solution in the flash industry, providing two discrete voltage supply pins:  $V_{CC}$  for read operation, and  $V_{PP}$  for program and erase operation. Discrete supply pins allow system designers to use the optimal voltage levels for their design. The 28F200BV/CV, 28F002BV provide program/erase capability at 5V or 12V. The 28F200BV/CV and 28F002BV allow reads with  $V_{CC}$  at 3.3  $\pm$  0.3V or 5V. Since many designs read from the flash memory a large percentage of the time, read operation using the 3.3V ranges can provide great power savings. If read performance is an issue, however, 5V  $V_{CC}$  provides faster read access times.

Table 1. SmartVoltage Provides Total Voltage Flexibility

Product	Bus	V	cc	V <sub>PP</sub>		
Name	Width	3.3 ± 0.3V	5V ± 5% 5V ± 10%	5 ± 10%V	12± 5%V	
28F002BV-T/B	x8	<i>u</i>	~		<i>v</i>	
28F200BV-T/B	x8 or x16	<i>u</i>	<b>"</b>		"	
28F200CV-T/B	x8 or x16	<b>"</b>	-		<i>u</i>	



For program and erase operations, 5V  $V_{PP}$  operation eliminates the need for in system voltage converters, while 12V  $V_{PP}$  operation provides faster program and erase for situations where 12V is available, such as manufacturing or designs where 12V is in-system. For design simplicity, however, just hook up  $V_{CC}$  and  $V_{PP}$  to the same 5V  $\pm$  10% source.

The 28F200/28F002B boot block flash memory family is a high-performance, 2-Mbit (2,097,152 bit) flash memory family organized as either 256 Kwords of 16 bits each (28F200 only) or 512 Kbytes of 8 bits each (28F200 and 28F002B).

Separately erasable blocks, including a hardware-lockable boot block (16,384 bytes), two parameter blocks (8,192 bytes each) and main blocks (one block of 98,304 bytes and one block of 131,072 bytes), define the boot block flash family architecture. See Figures 7 and 8 for memory maps. Each block can be independently erased and programmed 100,000 times at commercial temperature or 10.000 times at extended temperature.

The boot block is located at either the top (denoted by -T suffix) or the bottom (-B suffix) of the address map in order to accommodate different microprocessor protocols for boot code location. The hardware-lockable boot block provides complete code security for the kernel code required for system initialization. Locking and unlocking of the boot block is controlled by WP# and/or RP# (see Section 3.4 for details).

The Command User Interface (CUI) serves as the interface between the microprocessor or microcontroller and the internal operation of the boot block flash memory products. The internal Write State Machine (WSM) automatically executes the algorithms and timings necessary for program and erase operations, including verifications, thereby unburdening the microprocessor or microcontroller of these tasks. The Status Register (SP) indicates the status of the WSM and whether it successfully completed the desired program or erase operation.

Program and Erase Automation allows program and erase operations to be executed using an industry-standard two-write command sequence to the CUI. Data writes are performed in word (28F200 family) or byte (28F200 or 28F002B families) increments.

### 2-MBIT SmartVoltage BOOT BLOCK FAMILY

Each byte or word in the flash memory can be programmed independently of other memory locations, unlike erases, which erase all locations within a block simultaneously.

The 2-Mbit SmartVoltage boot block flash memory family is also designed with an Automatic Power Savings (APS) feature which minimizes system battery current drain, allowing for very low power designs. To provide even greater power savings, the boot block family includes a deep power-down mode which minimizes power consumption by turning most of the flash memory's circuitry off. This mode is controlled by the RP# pin and its usage is discussed in Section 3.5, along with other power consumption issues

Additionally, the RP# pin provides protection against unwanted command writes due to invalid system bus conditions that may occur during system reset and power-up/down sequences. For example, when the flash memory powers-up, it automatically defaults to the read array mode, but during a warm system reset, where power continues uninterrupted to the system components, the flash memory could remain in a non-read mode, such as erase. Consequently, the system Reset signal should be tied to RP# to reset the memory to normal read mode upon activation of the Reset signal. See Section 3.6.

The 28F200 provides both byte-wide or word-wide input/output, which is controlled by the BYTE# pin. Please see Table 2 and Figure 16 for a detailed description of BYTE# operations, especially the usage of the  $DQ_{15}/A_{-1}$  pin.

The 28F200 products are available in a ROM/EPROM-compatible pinout and housed in the 44-lead PSOP (Plastic Small Outline) package, the 48-lead TSOP (Thin Small Outline, 1.2 mm thick) package and the 56-lead TSOP as shown in Figures 4, 5 and 6, respectively. The 28F002 products are available in the 40-lead TSOP package as shown in Figure 3.

Refer to the DC Characteristics Table, Section 5.2 (commercial temperature) and Section 6.2 (extended temperature), for complete current and voltage specifications. Refer to the AC Characteristics Table, Section 5.3 (commercial temperature) and Section 6.3 (extended temperature), for read, write and erase performance specifications.



### 1.3 Applications

The 2-Mbit boot block flash memory family combines high-density, low-power, high-performance, cost-effective flash memories with blocking and hardware protection capabilities. Their flexibility and versatility reduce costs throughout the product life cycle. Flash memory is ideal for Just-In-Time production flow, reducing system inventory and costs, and eliminating component handling during the production phase.

When your product is in the end-user's hands, and updates or feature enhancements become necessary, flash memory reduces the update costs by allowing user-performed code changes instead of costly product returns or technician calls.

The 2-Mbit boot block flash memory family provides full-function, blocked flash memories suitable for a wide range of applications. These applications include extended PC BIOS and ROM-able applications storage, digital cellular phone program and data storage, telecommunication boot/firmware, printer firmware/font storage and various other embedded applications where program and data storage are required.

Reprogrammable systems, such as personal computers, are ideal applications for the 2-Mbit flash memory products. Increasing software sophistication greatens the probability that a code update will be required after the PC is shipped. For example, the emerging of "plug and play" standard in desktop and portable PCs enables auto-configuration of ISA and PCI add-in cards. However, since the "plug and play" specification continues to evolve, a flash BIOS provides a cost-effective capability to update existing PCs. In addition, the parameter blocks are ideal for storing the required auto-configuration parameters, allowing you to integrate the BIOS PROM and parameter storage EEPROM into a single component, reducing parts costs while increasing functionality.

The 2-Mbit flash memory products are also excellent design solutions for digital cellular phone and telecommunication switching applications requiring very low power consumption, high-performance, high-density storage capability, modular software designs, and a small form factor package. The 2-Mbit's blocking scheme allows for easy segmentation of the embedded code with 16 Kbytes of hardware-protected boot code, four main blocks of program code and two parameter blocks of 8 Kbytes each for frequently updated data storage and diagnostic messages (e.g., phone numbers, authorization codes).

Intel's boot block architecture provides a flexible voltage solution for the different design needs of various applications. The asymmetrically-blocked memory map allows the integration of several memory components into a single flash device. The boot block provides a secure boot PROM; the parameter blocks can emulate EEPROM functionality for parameter store with proper software techniques; and the main blocks provide code and data storage with access times fast enough to execute code in place, decreasing RAM requirements.

### 1.4 Pinouts

Intel's SmartVoltage Boot Block architecture provides upgrade paths in every package pinout to the 4-Mbit and 8-Mbit density. The 28F002B 40-lead TSOP pinout for space-constrained designs is shown in Figure 3. The 28F200 44-lead PSOP pinout follows the industry-standard ROM/EPROM pinout, as shown in Figure 4. For designs that require x16 operation but have space concerns, refer to the 48-lead pinout in Figure 5. Furthermore, the 28F200 56-lead TSOP pinout shown in Figure 6 provides density upgrades to future higher density boot block memories.

Pinouts for the corresponding 4-Mbit and 8-Mbit components are also provided for convenient reference. 2-Mbit pinouts are given on the chip illustration in the center, with 4-Mbit and 8-Mbit pinouts going outward from the center.

**4826175 0165782 407 📾** 

Preliminary






Figure 1. 28F200 Interface to Intel386™ EX Microprocessor




Figure 2. 28F002B Interface to Intel80C188EB 8-Bit Embedded Microprocessor

PRELIMINARY

4826175 0165783 343

5-117







Figure 3. The 40-Lead TSOP Offers the Smallest Form Factor for Space-Constrained Applications



Pin 2 is DU for BX/BL 12V V<sub>PP</sub> Versions, but for the 8-Mbit device, pin 2 has been changed to A<sub>18</sub> (WP\* on 2/4 Mbit). Designers planning on upgrading to the 8-Mbit density from the 2/2-Mbit density in this package should design pin 2 to control WP\* functionality at the 2/2-Mbit level and allow for pin 2 to control A<sub>18</sub> after upgrading to the 8-Mbit density.

Figure 4. The 44-Lead PSOP Offers a Convenient Upgrade from JEDEC ROM Standards






Figure 5. The 48-Lead TSOP Offers the Smallest Form Factor for x16 Operation




Figure 6. The 56-Lead TSOP Offers Compatibility between 2 and 4 Mbits

PRELIMINARY

**4826175 0165785 116** 

5-119



### 1.5 Pin Descriptions

Table 2. 28F200/002 Pin Descriptions

Symbol	Type	Name and Function
A <sub>0</sub> -A <sub>17</sub>	INPUT	ADDRESS INPUTS for memory addresses. Addresses are internally latched during a write cycle. The The 28F200 only has A <sub>0</sub> -A <sub>16</sub> pins, while the 28F002B has A <sub>0</sub> -A <sub>17</sub> .
Ag	INPUT	<b>ADDRESS INPUT:</b> When A <sub>9</sub> is at V <sub>HH</sub> the signature mode is accessed. During this mode, A <sub>0</sub> decodes between the manufacturer and device IDs. When BYTE# is at a logic low, only the lower byte of the signatures are read. $DQ_{15}/A_{-1}$ is a don't care in the signature mode when BYTE# is low.
DQ <sub>0</sub> -DQ <sub>7</sub>	INPUT/ OUTPUT	DATA INPUTS/OUTPUTS: Inputs array data on the second CE# and WE# cycle during a Program command. Inputs commands to the Command User Interface when CE# and WE# are active. Data is internally latched during the write cycle. Outputs array, Intelligent Identifier and Status Register data. The data pins float to tri-state when the chip is de-selected or the outputs are disabled.
DQ <sub>8</sub> -DQ <sub>15</sub>	INPUT/ OUTPUT	<b>DATA INPUTS/OUTPUTS:</b> Inputs array data on the second CE# and WE# cycle during a Program command. Data is internally latched during the write cycle. Outputs array data. The data pins float to tri-state when the chip is de-selected or the outputs are disabled as in the byte-wide mode (BYTE# = "0"). In the byte-wide mode DQ $_{15}/A_{-1}$ becomes the lowest order address for data output on DQ $_{0}$ -DQ $_{7}$ . <b>The 28F002B does not include these DQ<math>_{8}</math>-DQ<math>_{15}</math> pins.</b>
CE#	INPUT	CHIP ENABLE: Activates the device's control logic, input buffers, decoders and sense amplifiers. CE# is active low. CE# high de-selects the memory device and reduces power consumption to standby levels. If CE# and RP# are high, but not at a CMOS high level, the standby current will increase due to current flow through the CE# and RP# input stages.
OE#	INPUT	<b>OUTPUT ENABLE:</b> Enables the device's outputs through the data buffers during a read cycle. OE# is active low.
WE#	INPUT	WRITE ENABLE: Controls writes to the Command Register and array blocks. WE# is active low. Addresses and data are latched on the rising edge of the WE# pulse.
RP#	INPUT	RESET/DEEP POWER-DOWN: Uses three voltage levels (V <sub>IL</sub> , V <sub>IH</sub> , and V <sub>HH</sub> ) to control two different functions: reset/deep power-down mode and boot block unlocking. It is backwards-compatible with the BX/BL/BV products.
		When RP# is at logic low, the device is in reset/deep power-down mode, which puts the outputs at High-Z, resets the Write State Machine, and draws minimum current.
		When RP# is at logic high, the device is in standard operation. When RP# transitions from logic-low to logic-high, the device defaults to the read array mode.
		When RP# is at V <sub>HH</sub> , the boot block is unlocked and can be programmed or erased. This overrides any control from the WP# input.



Table 2. 28F200/002 Pin Descriptions (Continued)

Symbol	Type	Name and Function
WP#	INPUT	WRITE PROTECT: Provides a method for unlocking the boot block in a system without a 12V supply.
		When WP# is at logic low, the boot block is locked, preventing program and erase operations to the boot block. If a program or erase operation is attempted on the boot block when WP# is low, the corresponding status bit (bit 4 for program, bit 5 for erase) will be set in the Status Register to indicate the operation failed.
		When WP # is at logic high, the boot block is unlocked and can be programmed or erased.
		<b>NOTE:</b> This feature is overridden and the boot block unlocked when RP $\#$ is at V <sub>HH</sub> . This pin is not available on the 44-lead PSOP package. See Section 3.4 for details on write protection.
BYTE#	INPUT	BYTE# ENABLE: Not available on 28F002B. Controls whether the device operates in the byte-wide mode (x8) or the word-wide mode (x16). BYTE# pin must be controlled at CMOS levels to meet the CMOS current specification in the standby mode. When BYTE# is at logic low, the byte-wide mode is enabled, where data is read and programmed on DQ $_0$ -DQ $_7$ and DQ $_1$ 5/A $$ 1 becomes the lowest order address that decodes between the upper and lower byte. DQ $_8$ -DQ $_1$ 4 are tri-stated during the byte-wide mode.
		When BYTE # is at logic high, the word-wide mode is enabled, where data is read and programmed on $DQ_0-DQ_{15}$ .
V <sub>CC</sub>		DEVICE POWER SUPPLY: 5.0V ± 10%, 3.3V ± 0.3V
V <sub>PP</sub>		<b>PROGRAM/ERASE POWER SUPPLY:</b> For erasing memory array blocks or programming data in each block, a voltage either of 5V $\pm$ 10% or 12V $\pm$ 5% must be applied to this pin. When V <sub>PP</sub> $<$ V <sub>PPLK</sub> all blocks are locked and protected against Program and Erase commands.
GND		GROUND: For all internal circuitry.
NC		NO CONNECT: Pin may be driven or left floating.



### 2.0 PRODUCT DESCRIPTION

### 2.1 Memory Blocking Organization

This product family features an asymmetrically-blocked architecture providing system memory integration. Each erase block can be erased independently of the others up to 100,000 times for commercial temperature or up to 10,000 times for extended temperature. The block sizes have been chosen to optimize their functionality for common applications of nonvolatile storage. The combination of block sizes in the boot block architecture allow the integration of several memories into a single chip. For the address locations of the blocks, see the memory maps in Figures 4 and 5.

### 2.1.1 BOOT BLOCK - 1 X 16 KB

The boot block is intended to replace a dedicated boot PROM in a microprocessor or microcontroller-based system. The 16-Kbyte (16,384 bytes) boot block is located at either the top (denoted by -T suffix) or the bottom (-B suffix) of the address map to accommodate different microprocessor protocols for boot code location. This boot block features hardware controllable write-protection to protect the crucial microprocessor boot code from accidental modification. The protection of the boot block is controlled using a combination of the Vpp, RP#, and WP# pins. as is detailed in Section 3.4.

### 2.1.2 PARAMETER BLOCKS - 2 X 8 KB

The boot block architecture includes parameter blocks to facilitate storage of frequently updated small parameters that would normally require an EEPROM. By using software techniques, the byterewrite functionality of EEPROMs can be emulated. These techniques are detailed in Intel's AP-604, "Using Intel's Boot Block Flash Memory Parameter Blocks to Replace EEPROM." Each boot block component contains two parameter blocks of 8 Kbytes (8,192 bytes) each. The parameter blocks are not write-protectable.

### 2.1.3 MAIN BLOCKS - 1 X 96 KB + 1 X 128 KB

After the allocation of address space to the boot and parameter blocks, the remainder is divided into main blocks for data or code storage. Each 2-Mbit device contains one 96-Kbyte (98,304 byte) block and one 128-Kbyte (131,072 byte) blocks. See the memory maps for each device for more information.






Figure 7. Word-Wide x16-Mode Memory Maps




Figure 8. Byte-Wide x8-Mode Memory Maps



## 3.0 PRODUCT FAMILY PRINCIPLES OF OPERATION

Flash memory combines EPROM functionality with in-circuit electrical write and erase. The boot block flash family utilizes a Command User Interface (CUI) and automated algorithms to simplify write and erase operations. The CUI allows for 100% TTL-level control inputs, fixed power supplies during erasure and programming, and maximum EPROM compatibility.

When  $V_{PP} \leq V_{PPLK}$ , the device will only successfully execute the following commands: Read Array, Read Status Register, Clear Status Register and intelligent identifier mode. The device provides standard EPROM read, standby and output disable operations. Manufacturer identification and device identification data can be accessed through the CUI or through the standard EPROM  $A_9$  high voltage access  $(V_{1D})$  for PROM programming equipment.

The same EPROM read, standby and output disable functions are available when 5V or 12V is applied to the V<sub>PP</sub> pin. In addition, 5V or 12V on V<sub>PP</sub> allows write and erase of the device. All functions associated with altering memory contents: Program and Erase, Intelligent Identifier Read, and Read Status are accessed via the CUI.

The internal Write State Machine (WSM) completely automates program and erase, beginning operation signaled by the CUI and reporting status through the Status Register. The CUI handles the WE# interface to the data and address latches, as well as system status requests during WSM operation.

### 3.1 Bus Operations

Flash memory reads, erases and writes in-system via the local CPU. All bus cycles to or from the flash memory conform to standard microprocessor bus cycles. These bus operations are summarized in Tables 3 and 4.

### 3.2 Read Operations

### 3.2.1 READ ARRAY

When RP# transitions from  $V_{iL}$  (reset) to  $V_{iH}$ , the device will be in the read array mode and will respond to the read control inputs (CE#, address inputs, and OE#) without any commands being written to the CUI.

When the device is in the read array mode, five control signals must be controlled to obtain data at the outputs.

- WE# must be logic high (VIH)
- CE# must be logic low (VIL)
- OE must be logic low (V<sub>IL</sub>)
- RP# must be logic high (VIH)
- BYTE# must be logic high or logic low.

In addition, the address of the desired location must be applied to the address pins. Refer to Figures 15 and 16 for the exact sequence and timing of these signals.

If the device is not in read array mode, as would be the case after a program or erase operation, the Read Mode command (FFH) must be written to the CUI before reads can take place.

During system design, consideration should be taken to ensure address and control inputs meet required input slew rates of <10 ns as defined in Figures 12 and 13.



Table 3. Bus Operations for Word-Wide Mode (BYTE# = VIH)

Mode	Notes	RP#	CE#	OE#	WE#	Ag	Ao	V <sub>PP</sub>	DQ <sub>0-15</sub>
Read	1,2,3	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IL</sub>	V <sub>IH</sub>	X	х	Х	D <sub>OUT</sub>
Output Disable		V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	Х	High Z
Standby		V <sub>IH</sub>	V <sub>IH</sub>	×	х	Х	Х	X	High Z
Deep Power-Down	9	V <sub>IL</sub>	Х	х	х	X	Х	Х	High Z
Intelligent Identifier (Mfr)	4	V <sub>IH</sub>	V <sub>IL</sub>	VIL	V <sub>IH</sub>	V <sub>ID</sub>	V <sub>IL</sub>	Х	0089H
Intelligent Identifier (Device)	4,5	V <sub>IH</sub>	V <sub>IL</sub>	VIL	V <sub>IH</sub>	V <sub>ID</sub>	V <sub>IH</sub>	Х	See Table 5
Write	6,7,8	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Х	Х	Х	D <sub>IN</sub>

Table 4. Bus Operations for Byte-Wide Mode (BYTE  $\# = V_{IL}$ )

Mode	Notes	RP#	CE#	OE#	WE#	Ag	A <sub>0</sub>	A_1	V <sub>PP</sub>	DQ <sub>0-7</sub>	DQ <sub>8-14</sub>
Read	1,2,3	V <sub>IH</sub>	VIL	VIL	V <sub>IH</sub>	x	Х	х	х	D <sub>OUT</sub>	High Z
Output Disable		V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	Х	х	High Z	High Z
Standby		V <sub>IH</sub>	V <sub>IH</sub>	Х	Х	Х	Х	Х	х	High Z	High Z
Deep Power-Down	9	VIL	Х	Х	×	Х	х	х	х	High Z	High Z
Intelligent Identifier (Mfr)	4	V <sub>iH</sub>	V <sub>IL</sub>	VIL	V <sub>IH</sub>	V <sub>ID</sub>	VIL	Х	Х	89H	High Z
Intelligent Identifier (Device)	4,5	V <sub>IH</sub>	VIL	VIL	V <sub>IH</sub>	V <sub>ID</sub>	V <sub>IH</sub>	×	х	See Table 5	High Z
Write	6,7,8	V <sub>IH</sub>	V <sub>IL</sub>	V <sub>IH</sub>	V <sub>IL</sub>	Х	Х	Х	х	D <sub>IN</sub>	High Z

### NOTES:

- 1. Refer to DC Characteristics.
- 2. X can be  $V_{IL}$ ,  $V_{IH}$  for control pins and addresses,  $V_{PPLK}$  or  $V_{PPH}$  for  $V_{PP}$ .
- 3. See DC Characteristics for VppLK, VppH1, VppH2, VhH, ViD voltages.
  4. Manufacturer and device codes may also be accessed via a CUI write sequence, A<sub>1</sub>-A<sub>16</sub> = X, A<sub>1</sub>-A<sub>17</sub> = X.
- 5. See Table 5 for device IDs.
- 6. Refer to Table 7 for valid DIN during a write operation.
- 7. Command writes for block erase or word/byte write are only executed when Vpp = VppH1 or VppH2.
- 8. To write or erase the boot block, hold RP# at VHH or WP# at VIH. See Section 3.4.
- 9. RP# must be at GND ± 0.2V to meet the maximum deep power-down current specified.



### 3.2.2 INTELLIGENT IDENTIFIERS

To read the manufacturer and device codes, the device must be in intelligent identifier read mode. which can be reached using two methods: by writing the intelligent identifier command (90H) or by taking the A<sub>9</sub> pin to V<sub>ID</sub>. Once in intelligent identifier read mode, A<sub>0</sub> = 0 outputs the manufacturer's identification code and  $A_0 = 1$  outputs the device code. In byte-wide mode, only the lower byte of the above signatures is read (DQ<sub>15</sub>/A<sub>-1</sub> is a "don't care" in this mode). See Table 5 for product signatures. To return to read array mode, write a Read Array command (FFH).

Table 5. Intelligent Identifier Table

		De	vice ID
Product	Mfr. ID	ID -T -E (Top Boot) (Bottom	
28F200	0089 H	4470 H	4471 H
28F002B	89 H	78 H	79 H

### 3.3 Write Operations

### 3.3.1 COMMAND USER INTERFACE (CUI)

The Command User Interface (CUI) is the interface between the microprocessor and the internal chip controller. Commands are written to the CUI using standard microprocessor write timings. The available commands are Read Array, Read Intelligent Identifier, Read Status Register, Clear Status Register. Erase and Program (summarized in Tables 6 and 7). The three read modes are read array, intelligent identifier read, and status register read. For Program or Erase commands, the CUI informs the Write State Machine (WSM) that a write or erase has been requested. During the execution of a Program command, the WSM will control the programming sequences and the CUI will only respond to status reads. During an erase cycle, the CUI will respond to status reads and erase suspend. After the WSM has completed its task, it will set the WSM Status bit to a "1" (ready), which indicates that the CUI can respond to its full command set. Note that after the WSM has returned control to the CUI, the CUI will stay in the current command state until it receives another command

### 3.3.1.1 Command Function Description


Device operations are selected by writing specific commands into the CUI. Tables 6 and 7 define the available commands.



**Table 6. Command Codes and Descriptions** 

Code	Device Mode	Description
00	Invalid/ Reserved	Unassigned commands that should not be used. Intel reserves the right to redefine these codes for future functions.
FF	Read Array/ Program or Erase Abort	Places the device in read array mode, so that array data will be output on the data pins. This command can also be used to cancel erase and program sequences after their set-up commands have been issued. To cancel after issuing an Erase Set-Up command, issue this command, which will reset to read array mode. To cancel a program operation after issuing a Program Set-Up command, issue two Read Array commands in sequence to reset to read array mode. If a program or erase operation has already been initated to the WSM this command can not cancel that operation in progress.
40	Program Set-Up	Sets the CUI into a state such that the next write will load the Address and Data registers. After this command is executed, the outputs default to the Status Register. A two Read Array command sequence (FFH) is required to reset to Read Array after the Program Set-Up command.
		The second write after the Program Set-Up command will latch addresses and data, initiating the program algorithm. The device outputs Status Register data when OE # is enabled. To read array data, issue a Read Array command.
10	Alternate Prog Set-Up	(See 40H/Program Set-Up)
20	Erase Set-Up	Prepares the CUI for the Erase Confirm command. If the next command is not an Erase Confirm command, then the CUI will set both the Program Status and Erase Status bits of the Status Register to a "1," place the device into the read Status Register state, and wait for another command.
D0	Erase Resume/ Erase Confirm	If the previous command was an Erase Set-Up command, then the CUI will latch address and data, and begin erasing the block indicated on the address pins. During erase, the device will respond only to the Read Status Register and Erase Suspend commands and will output Status Register data when OE# is toggled low. Status Register data is updated by toggling either OE# or CE# low.
В0	Erase Suspend	Valid only while an erase operation is in progress and will be ignored in any other circumstance. Issuing this command will begin to suspend erase operation. The Status Register will indicate when the device reaches erase suspend mode. In this mode, the CUI will respond only to the Read Array, Read Status Register, and Erase Resume commands and the WSM will also set the WSM Status bit to a "1" (ready). The WSM will continue to idle in the SUSPEND state, regardless of the state of all input control pins except RP#, which will immediately shut down the WSM and the remainder of the chip, if it is made active. During a suspend operation, the data and address latches will remain closed, but the address pads are able to drive the address into the read path. See Section 3.3.4.1.
70	Read Status Register	Puts the device into the read Status Register mode, so that reading the device outputs Status Register data, regardless of the address presented to the device. The device automatically enters this mode after program or erase has completed. This is one of the two commands that is executable while the WSM is operating. See Section 3.3.2.

PRELIMINARY



### 2-MBIT SmartVoltage BOOT BLOCK FAMILY



Table 6. Command Codes and Descriptions (Continued)

Code	Device Mode	Description
50	Clear Status Register	The WSM can only set the Program Status and Erase Status bits in the Status Register to "1"; it cannot clear them to "0."
		The Status Register operates in this fashion for two reasons. The first is to give the host CPU the flexibility to read the status bits at any time. Second, when programming a string of bytes, a single Status Register query after programming the string may be more efficient, since it will return the accumulated error status of the entire string. See Section 3.3.2.1.
90	Intelligent Identifier	Puts the device into the intelligent identifier read mode, so that reading the device will output the manufacturer and device codes. ( $A_0 = 0$ for manufacturer, $A_0 = 1$ for device, all other address inputs are ignored). See Section 3.2.2.

### **Table 7. Command Bus Definitions**

Command	Note	Fi	Second Bus Cycle				
	More	Oper	Addr	Data	Oper	Addr	Data
Read Array	8	Write	Х	FFH			
Intelligent Identifier	1	Write	Х	90H	Read	IA	IID
Read Status Register	2,4	Write	Х	70H	Read	Х	SRD
Clear Status Register	3	Write	Х	50H			
Word/Byte Write		Write	WA	40H	Write	WA	WD
Alternate Word/Byte Write	6,7	Write	WA	10H	Write	WA	WD
Block Erase/Confirm	6,7	Write	ВА	20H	Write	BA	DOH
Erase Suspend/Resume	5	Write	Х	Вон	Write	Х	D0H

### **ADDRESS**

BA = Block Address

IA = Identifier Address
WA = Write Address

X = Don't Care

DATA

SRD = Status Register Data

IID = Identifier Data

WD = Write Data

### NOTES:

- 1. Bus operations are defined in Tables 3 and 4.
- 2. IA = Identifier Address:  $A_0 = 0$  for manufacturer code,  $A_0 = 1$  for device code.
- 3. SRD Data read from Status Register.
- IID = Intelligent Identifier Data. Following the Intelligent Identifier command, two read operations access manufacturer and device codes.
- 5. BA = Address within the block being erased.
- 6. WA = Address to be written. WD = Data to be written at location WD.
- 7. Either 40H or 10H commands is valid.
- When writing commands to the device, the upper data bus [DQ<sub>8</sub>-DQ<sub>15</sub>] = X (28F200 only) which is either V<sub>IL</sub> or V<sub>IH</sub>, to
  minimize current draw.



**Table 8. Status Register Bit Definition** 

								_
WSMS	ESS	ES	DWS	VPPS	R	R	R	
7	6	5	4	3	2	1	0	

7		6	5	4	3	2	1	0
SR.7 =	WRITE STAT (WSMS) 1 = Ready 0 = Busy	E MACHINE	STATUS	Byte prog	ite State Mac ram or Block Program or E	Erase compl	etion, befor	
SR.6 =	ERASE-SUS  1 = Erase S  0 = Erase in	Suspended		and sets l	se Suspend i both WSMS a et to "1" until	nd ESS bits t	to "1." ESS	bit
SR.5 =	ERASE STATE  1 = Error in  0 = Succes	Block Erasu		number o	s bit is set to " f erase pulses cessful block	s to the block		
SR.4 =	PROGRAM S 1 = Error in 0 = Succes	Byte/Word	Program		s bit is set to " m a byte or wo	•	s attempted	l but failed
SR.3 =	V <sub>PP</sub> STATUS 1 = V <sub>PP</sub> Lov 0 = V <sub>PP</sub> OK	w Detect, Op	eration Abort	of V <sub>PP</sub> level the Byte ventered, a switched	Status bit doe vel. The WSM Write or Erase and informs th on. The V <sub>PP</sub> S curate feedba	interrogates command s ne system if \ Status bit is n	V <sub>PP</sub> level of equences h V <sub>PP</sub> has not not guarante	only after nave been been eed to
SR.2-S	R.0 = RESEF ENHAN	RVED FOR F			s are reserve out when polli			uld be

### 3.3.2 STATUS REGISTER

The device Status Register indicates when a program or erase operation is complete, and the success or failure of that operation. To read the Status Register write the Read Status (70H) command to the CUI. This causes all subsequent read operations to output data from the Status Register until another command is written to the CUI. To return to reading from the array, issue a Read Array (FFH) command.

The Status Register bits are output on  $DQ_0-DQ_7$ , in both byte-wide (x8) or word-wide (x16) mode. In the word-wide mode the upper byte,  $DQ_8-DQ_{15}$ , outputs 00H during a Read Status command. In the byte-wide mode,  $DQ_8-DQ_{14}$  are tri-stated and  $DQ_{15}/A_{-1}$  retains the low order address function.

Important: The contents of the Status Register are latched on the falling edge of OE# or CE#, whichever occurs last in the read cycle. This prevents possible bus errors which might occur if Status Register contents change while being read. CE# or OE# must be toggled with each subsequent status read, or the Status Register will not indicate completion of a program or erase operation.

When the WSM is active, the SR.7 register will indicate the status of the WSM, and will also hold the bits indicating whether or not the WSM was successful in performing the desired operation.



### 3.3.2.1 Clearing the Status Register

The WSM sets status bits 3 through 7 to "1," and clears bits 6 and 7 to "0," but cannot clear status bits 3 through 5 to "0." Bits 3 through 5 can only be cleared by the controlling CPU through the use of the Clear Status Register (50H) command, because these bits indicate various error conditions. By allowing the system software to control the resetting of these bits, several operations may be performed (such as cumulatively programming several bytes or erasing multiple blocks in sequence) before reading the Status Register to determine if an error occurred during that series. Clear the Status Register before beginning another command or sequence. Note. again, that a Read Array command must be issued before data can be read from the memory or intelligent identifier.

### 3.3.3 PROGRAM MODE

Programming is executed using a two-write sequence. The Program Setup command is written to the CUI followed by a second write which specifies the address and data to be programmed. The WSM will execute a sequence of internally timed events to:

- Program the desired bits of the addressed memory word or byte.
- Verify that the desired bits are sufficiently programmed.

Programming of the memory results in specific bits within a byte or word being changed to a "0."

If the user attempts to program "1"s, there will be no change of the memory cell content and no error occurs.

The Status Register indicates programming status: while the program sequence is executing, bit 7 of the Status Register is a "0." The Status Register can be polled by toggling either CE# or OE#. While programming, the only valid command is Read Status Register.

When programming is complete, the Program Status bits should be checked. If the programming operation was unsuccessful, bit 4 of the Status Register is set to a "1" to indicate a Program Failure. If bit 3 is set to a "1," then Vpp was not within acceptable limits, and the WSM did not execute the programming sequence.

The Status Register should be cleared before attempting the next operation. Any CUI instruction can follow after programming is completed; however, reads from the Memory Array or Intelligent Identifier cannot be accomplished until the CUI is given the appropriate command.

#### 3.3.4 ERASE MODE

To erase a block, write the Erase Set-Up and Erase Confirm commands to the CUI, along with the addresses identifying the block to be erased. These addresses are latched internally when the Erase Confirm command is issued. Block erasure results in all bits within the block being set to "1." Only one block can be erased at a time.

The WSM will execute a sequence of internally timed events to:

- 1. Program all bits within the block to "0."
- Verify that all bits within the block are sufficiently programmed to "0."
- 3. Erase all bits within the block to "1."
- 4. Verify that all bits within the block are sufficiently erased.

While the erase sequence is executing, bit 7 of the Status Register is a "0."

When the Status Register indicates that erasure is complete, check the Erase Status bit to verify that the erase operation was successful. If the Erase operation was unsuccessful, bit 5 of the Status Register will be set to a "1," indicating an Erase Failure. If  $V_{PP}$  was not within acceptable limits after the Erase Confirm command is issued, the WSM will not execute an erase sequence; instead, bit 5 of the Status Register is set to a "1" to indicate an Erase Failure, and bit 3 is set to a "1" to identify that  $V_{PP}$  supply voltage was not within acceptable limits.

Clear the Status Register before attempting the next operation. Any CUI instruction can follow after erasure is completed; however, reads from the Memory Array, Status Register, or Intelligent Identifier cannot be accomplished until the CUI is given the Read Array command.



### 3.3.4.1 Suspending and Resuming Erase

Since an erase operation requires on the order of seconds to complete, an Erase Suspend command is provided to allow erase-sequence interruption in order to read data from another block of the memory. Once the erase sequence is started, writing the Erase Suspend command to the CUI requests that the WSM pause the erase sequence at a predetermined point in the erase algorithm. The Status Register will indicate if/when the erase operation has been suspended.

At this point, a Read Array command can be written to the CUI in order to read data from blocks other than that which is being suspended. The only other valid command at this time is the Erase Resume command or Read Status Register command.

During erase suspend mode, the chip can go into a pseudo-standby mode by taking CE# to  $V_{IH}$ , which reduces active current draw.

To resume the erase operation, enable the chip by taking CE# to  $V_{\rm IL}$ , then issuing the Erase Resume command, which continues the erase sequence to completion. As with the end of a standard erase operation, the Status Register must be read, cleared, and the next instruction issued in order to continue.

### 3.4 Boot Block Locking

The boot block family architecture features a hardware-lockable boot block so that the kernel code for the system can be kept secure while the parameter and main blocks are programmed and erased independently as necessary. Only the boot block can be locked independently from the other blocks.

### 3.4.1 VPP = VIL FOR COMPLETE PROTECTION

For complete write protection of all blocks in the flash device, the V<sub>PP</sub> programming voltage can be held low. When V<sub>PP</sub> is below V<sub>PPLK</sub>, any program or erase operation will result in a error in the Status Register.

### 2-MBIT Smartvoitage BOOT BLOCK FAMILY

### 3.4.2 WP# = VIL FOR BOOT BLOCK LOCKING

When WP  $\#=V_{IL}$ , the boot block is locked and any program or erase operation to the boot block will result in an error in the Status Register. All other blocks remain unlocked in this condition and can be programmed or erased normally. Note that this feature is overridden and the boot block unlocked when RP $\#=V_{HH}$ .

### 3.4.3 RP# = V<sub>HH</sub> OR WP# = V<sub>IH</sub> FOR BOOT BLOCK UNLOCKING

Two methods can be used to unlock the boot block:

1. WP# = VIH

2. RP# = VHH

If both or either of these two conditions are met, the boot block will be unlocked and can be programmed or erased.

The truth table, Table 9, clearly defines the write protection methods.

Table 9. Write Protection Truth Table for SmartVoltage Boot Block Family

		_	
V <sub>PP</sub>	RP#	WP#	Write Protection Provided
V <sub>IL</sub>	Х	X	All Blocks Locked
≥ V <sub>PPLK</sub>	VIL	Х	All Blocks Locked (Reset)
≥ V <sub>PPLK</sub>	V <sub>HH</sub>	Х	All Blocks Unlocked
≥ V <sub>PPLK</sub>	VIH	V <sub>IL</sub>	Boot Block Locked
≥ V <sub>PPLK</sub>	VIH	V <sub>IH</sub>	All Blocks Unlocked

PRELIMINARY

4826175 0165797 938 📟






Figure 9. Automated Word/Byte Programming Flowchart






Figure 10. Automated Block Erase Flowchart

### 2-MBIT SmartVoltage BOOT BLOCK FAMILY






Figure 11. Erase Suspend/Resume Flowchart

## intel.

### 3.5 Power Consumption

### 3.5.1 ACTIVE POWER

With CE# at a logic-low level and RP# at a logic-high level, the device is placed in the active mode. Refer to the DC Characteristics table for I<sub>CC</sub> current values.

### 3.5.2 AUTOMATIC POWER SAVINGS (APS)

Automatic Power Savings (APS) provides low-power operation during active mode. Power Reduction Control (PRC) circuitry allows the device to put itself into a low current state when not being accessed. After data is read from the memory array, PRC logic controls the device's power consumption by entering the APS mode where typical I<sub>CC</sub> current is less than 1 mA. The device stays in this static state with outputs valid until a new location is read.

### 3.5.3 STANDBY POWER

With CE# at a logic-high level (V<sub>IH</sub>), and the CUI in read mode, the memory is placed in standby mode, which disables much of the device's circuitry and substantially reduces power consumption. Outputs (DQ0-DQ15 or DQ0-DQ7) are placed in a high-impedance state independent of the status of the OE# signal. When CE# is at logic-high level during erase or program operations, the device will continue to perform the operation and consume corresponding active power until the operation is completed.

### 3.5.4 DEEP POWER-DOWN MODE

The SmartVoltage boot block family supports a low typical  $I_{CC}$  in deep power-down mode, which turns off all circuits to save power. This mode is activated by the RP# pin when it is at a logic-low (GND  $\pm$  0.2V). Note: BYTE# pin must be at CMOS levels to meet the  $I_{CCD}$  specification.

During read modes, the RP# pin going low deselects the memory and places the output drivers in a high impedance state. Recovery from the deep power-down state, requires a minimum access time of the theory (see AC Characteristics table).

### 2-MBIT SmartVoltage BOOT BLOCK FAMILY

During erase or program modes, RP# low will abort either erase or program operations, but the memory contents are no longer valid as the data has been corrupted by the RP# function. As in the read mode above, all internal circuitry is turned off to achieve the power savings.

RP# transitions to  $V_{\rm IL}$ , or turning power off to the device will clear the Status Register.

### 3.6 Power-Up/Down Operation

The device is protected against accidental block erasure or programming during power transitions. Power supply sequencing is not required, since the device is indifferent as to which power supply, Vpp or V<sub>CC</sub>, powers-up first. The CUI is reset to the read mode after power-up, but the system must drop CE# low or present a new address to ensure valid data at the outputs.

A system designer must guard against spurious writes when V<sub>CC</sub> voltages are above V<sub>LKO</sub> and V<sub>PP</sub> is active. Since both WE# and CE# must be low for a command write, driving either signal to V<sub>IH</sub> will inhibit writes to the device. The CUI architecture provides additional protection since alteration of memory contents can only occur after successful completion of the two-step command sequences. The device is also disabled until RP# is brought to V<sub>IH</sub>, regardless of the state of its control inputs. By holding the device in reset (RP# connected to system PowerGood) during power-up/down, invalid bus conditions during power-up can be masked, providing yet another level of memory protection.

### 3.6.1 RP# CONNECTED TO SYSTEM RESET

The use of RP# during system reset is important with automated write/erase devices because the system expects to read from the flash memory when it comes out of reset. If a CPU reset occurs without a flash memory reset, proper CPU initialization would not occur because the flash memory may be providing status information instead of array data. Intel's Flash memories allow proper CPU initialization following a system reset by connecting the RP# pin to the same RESET# signal that resets the system CPU.



### 3.6.2 V<sub>CC</sub>, V<sub>PP</sub> AND RP# TRANSITIONS

The CUI latches commands as issued by system software and is not altered by Vpp or CE# transitions or WSM actions. Its default state upon powerup, after exit from deep power-down mode, or after V $_{\rm CC}$  transitions above V $_{\rm LKO}$  (Lockout voltage), is read array mode.

After any word/byte write or block erase operation is complete and even after V<sub>PP</sub> transitions down to V<sub>PPLK</sub>, the CUI must be reset to read array mode via the Read Array command if accesses to the flash memory are desired.

Please refer to AP-617, "Additional Flash Data Protection Using V<sub>PP</sub>, RP#, and WP#" for a circuit-level discription of how to implement the protection discussed in Section 3.6.

### 3.7 Power Supply Decoupling

Flash memory's power switching characteristics require careful device decoupling methods. System designers should consider three supply current issues:

- 1. Standby current levels (ICCS)
- 2. Active current levels (I<sub>CCR</sub>)
- Transient peaks produced by falling and rising edges of CE#.

Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-line control and proper decoupling capacitor selection will suppress these transient voltage peaks. Each flash device should have a 0.1  $\mu$ F ceramic capacitor connected between each  $V_{CC}$  and GND, and between its  $V_{PP}$  and GND. These high-frequency, inherently low-inductance capacitors should be placed as close as possible to the package leads.

### 3.7.1 V<sub>PP</sub> TRACE ON PRINTED CIRCUIT BOARDS

Designing for in-system writes to the flash memory requires special consideration of the V<sub>PP</sub> power supply trace by the printed circuit board designer. The V<sub>PP</sub> pin supplies the flash memory cells current for programming and erasing. One should use similar trace widths and layout considerations given to the V<sub>CC</sub> power supply trace. Adequate V<sub>PP</sub> supply traces, and decoupling capacitors placed adjacent to the component, will decrease spikes and overshoots.

### NOTE:

Table headings in Sections 5 and 6 (i.e., BV-80, BV-80, BV-120, TBV-80, TBE-120) refer to the specific products listed below. See Section 7.1 for more information on product naming and line items.

Abbreviation	Applicable Product Names							
BV-60	E28F002BV-T60, E28F002BV-B60, PA28F200BV-T60, PA28F200BV-B60, E28F200CV-T60, E28F200CV-B60, E28F200BV-T60, E28F200BV-B60							
BV-80	E28F002BV-T80, E28F002BV-B80, PA28F200BV-T80, PA28F200BV-B80, E28F200CV-T80, E28F200CV-B80, E28F200BV-T80, E28F200BV-B80							
BV-120	E28F002BV-T120, E28F002BV-B120, PA28F200BV-T120, PA28F200BV-B120							
TBV-80	TE28F002BV-T80, TE28F002BV-B80, TB28F200BV-T80, TB28F200BV-B80, TE28F200CV-T80, TE28F200CV-B80, TE28F200BV-T80, TE28F200BV-B80							

## intطِ

### 4.0 ABSOLUTE MAXIMUM RATINGS\*

Commercial Operating Temperature
During Read0°C to +70°C
During Block Erase and Word/Byte Write 0°C to +70°C
Temperature Bias10°C to +80°C
Extended Operating Temperature
During Read40°C to +85°C
During Block Erase and Word/Byte Write 40°C to + 85°C
Temperature Under Bias → 40°C to +85°C
Storage Temperature65°C to +125°C
Voltage on Any Pin (except $V_{CC}$ , $V_{PP}$ , $A_9$ and $RP\#$ ) with Respect to GND $-2.0V$ to $+7.0V^{(2)}$
Voltage on Pin RP# or Pin A9 with Respect to GND $-2.0V$ to $+13.5V(2.3)$
V <sub>PP</sub> Program Voltage with Respect to GND during Block Erase and Word/Byte Write 2.0V to +14.0V <sup>(2,3)</sup>
$V_{CC}$ Supply Voltage with Respect to GND $-2.0V$ to $+7.0V^{(2)}$
Output Short Circuit Current100 mA(4)

### 2-MBIT SmartVoltage BOOT BLOCK FAMILY

NOTICE: This data sheet contains preliminary information on new products in production. The specifications are subject to change without notice. Verify with your local Intel Sales office that you have the latest data sheet before finalizing a design.

\*WARNING: Stressing the device beyond the "Absolute Maximum Ratings" may cause permanent damage. These are stress ratings only. Operation beyond the "Operating Conditions" is not recommended and extended exposure beyond the "Operating Conditions" may affect device reliability.

### NOTES:

- Operating temperature is for commercial product defined by this specification.
- 2. Minimum DC voltage is -0.5V on input/output pins. During transitions, this level may undershoot to -2.0V for periods <20 ns. Maximum DC voltage on input/output pins is  $V_{\rm CC}$  +0.5V which, during transitions, may overshoot to  $V_{\rm CC}$  +2.0V for periods <20 ns.
- Maximum DC voltage on V<sub>PP</sub> may overshoot to +14.0V for periods <20 ns. Maximum DC voltage on RP# or A<sub>9</sub> may overshoot to 13.5V for periods <20 ns.</li>
- Output shorted for no more than one second. No more than one output shorted at a time.



### 5.0 COMMERCIAL OPERATING CONDITIONS

Table 10. Commercial Temperature and V<sub>CC</sub> Operating Conditions

Symbol	Parameter	Notes	Min	Max	Units
TA	Operating Temperature		0	+ 70	°C
$V_{CC}$	3.3V V <sub>CC</sub> Supply Voltage (± 0.3V)		3.0	3.6	Volts
	5V V <sub>CC</sub> Supply Voltage (10%)	1	4.50	5.50	Volts
·	5V V <sub>CC</sub> Supply Voltage (5%)	2	4.75	5.25	Volts

### NOTES:

- 1. 10% V<sub>CC</sub> specifications apply to the 60, 80 and 120 ns product versions in their standard test configuration.
- 2. 5% V<sub>CC</sub> specifications apply to the 60 ns version in its high-speed test configuration.

### 5.1 Applying V<sub>CC</sub> Voltages

When applying  $V_{CC}$  voltage to the device, a delay may be required before initiating device operation, depending on the  $V_{CC}$  ramp rate. If  $V_{CC}$  ramps slower than  $1V/100~\mu s$  (0.01  $V/\mu s$ ) then no delay is required. If  $V_{CC}$  ramps faster than  $1V/100~\mu s$  (0.01  $V/\mu s$ ), then a delay of 2  $\mu s$  is required before initiating device operation. RP# = GND is recommended during power-up to protect against spurious write signals when  $V_{CC}$  is between  $V_{LKO}$  and  $V_{CCMIN}$ .

V <sub>CC</sub> Ramp Rate	Required Timing
$\leq$ 1V/100 $\mu$ s	No delay required.
> 1V/100 μs	A delay time of 2 $\mu s$ is required before any device operation is initiated, including read operations, command writes, program operations, and erase operations. This delay is measured beginning from the time $V_{CC}$ reaches $V_{CCMIN}$ (2.7V for 2.7V–3.6V operation, 3.0V for 3.3 $\pm$ 0.3V operation; and 4.5V for 5V operation).

### NOTES:

- 1. These requirements must be strictly followed to guarantee all other read and write specifications.
- To switch between 3.9V and 5V operation, the system should first transition V<sub>CC</sub> from the existing voltage range to GND, and then to the new voltage. Any time the V<sub>CC</sub> supply drops below V<sub>CCMIN</sub>, the chip may be reset, aborting any operations pending or in progress.
- 3. These guidelines must be followed for any V<sub>CC</sub> transition from GND.

## intel<sub>®</sub>

### 5.2 DC Characteristics

Table 11. DC Characteristics (Commercial)

Sym	Parameter	Prod		В\	/-60 /-80 -120		Unit	Test Conditions
Эупі	Farameter	V <sub>CC</sub>	3.3 ± 0.3V		-	10%		
		Note	Тур	Max	Тур	Max		
lլլ	Input Load Current	1		± 1.0		± 1.0	μΑ	$V_{CC} = V_{CC} Max$ $V_{IN} = V_{CC} or GND$
lLO	Output Leakage Current	1		± 10		± 10	μΑ	$V_{CC} = V_{CC} Max$ $V_{IN} = V_{CC} or GND$
Iccs	V <sub>CC</sub> Standby Current	1,3	0.4	1.5	0.8	2.0	mA	$V_{CC} = V_{CC} Max$ $CE\# = RP\# = BYTE\# = WP\# = V_{IH}$
			60	110	50	130	μА	$V_{CC} = V_{CC} Max$ $CE\# = RP\# = V_{CC} \pm 0.2V$
ICCD	V <sub>CC</sub> Deep Power-Down Current	1	0.2	8	0.2	8	μΑ	$V_{CC} = V_{CC}$ Max $V_{IN} = V_{CC}$ or GND $RP\# = GND \pm 0.2V$
ICCR	V <sub>CC</sub> Read Current for Word or Byte	1,5,6	15	30	50	60	mA	$\label{eq:cmosinputs} \begin{split} &\text{V}_{CC} = \text{V}_{CC} \text{ Max} \\ &\text{CE\#} = \text{GND, OE\#} = \text{V}_{CC} \\ &\text{f} = \text{10 MHz (5V),} \\ &\text{5 MHz (3.3V)} \\ &\text{I}_{OUT} = \text{0 mA, Inputs} = \\ &\text{GND} \pm \text{0.2V or V}_{CC} \\ &\pm \text{0.2V} \end{split}$
			15	30	55	65	mA	$\label{eq:total_transform} \begin{split} & \textbf{TTL INPUTS} \\ & \textbf{V}_{CC} = \textbf{V}_{CC}  \textbf{Max} \\ & \textbf{CE\#} = \textbf{V}_{IL}, \textbf{OE\#} = \textbf{V}_{IH} \\ & \textbf{f} = \textbf{10 MHz (5V)}, \\ & \textbf{5 MHz (3.3V)} \\ & \textbf{I}_{OUT} = \textbf{0 mA, Inputs} = \\ & \textbf{V}_{IL}  \text{or}  \textbf{V}_{IH} \end{split}$
Iccw	V <sub>CC</sub> Write Current for Word or Byte	1,4	13	30	30	50	mA	V <sub>PP</sub> = V <sub>PPH</sub> 1 (at 5V) Word Write in Progress
			10	25	30	45	mA	V <sub>PP</sub> = V <sub>PPH</sub> 2 (at 12V) Word Write in Progress
ICCE	V <sub>CC</sub> Erase Current	1,4	13	30	18	35	mA	V <sub>PP</sub> = V <sub>PPH</sub> 1 (at 5V) Block Erase in Progress
			10	25	18	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> 2 (at 12V) Block Erase in Progress

### 2-MBiT SmartVoltage BOOT BLOCK FAMILY



Table 11. DC Characteristics (Commercial) (Continued)

		Prod		В	V-60 V-80	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			
Sym	Parameter	Fiou			7-120		Unit	Test Conditions	
		Vcc	3.3 ±	0.3V	<b>5V</b> ±	10%			
. ,		Note	Тур	Max	Тур	Max			
ICCES	V <sub>CC</sub> Erase Suspend Current	1,2	3	8.0	5	10	mA	CE# = V <sub>IH</sub> Block Erase Suspend	
l <sub>PPS</sub>	V <sub>PP</sub> Standby Current	1	± 0.5	± 15	± 0.5	± 10	μΑ	V <sub>PP</sub> < V <sub>PPH2</sub>	
IPPD	V <sub>PP</sub> Deep Power-Down Current	1	0.2	5.0	0.2	5.0	μΑ	RP# = GND ± 0.2V	
IPPR	V <sub>PP</sub> Read Current	1	50	200	30	200	μΑ	V <sub>PP</sub> ≥ V <sub>PPH2</sub>	
I <sub>PPW</sub>	V <sub>PP</sub> Word/Byte Current	1,4	13	30	13	25	mA	V <sub>PP</sub> = V <sub>PPH</sub> 1 (at 5V) Word Write in Progress	
			8	25	8	20		V <sub>PP</sub> = V <sub>PPH</sub> 2 (at 12V) Word Write in Progress	
IPPE	V <sub>PP</sub> Erase Current	1,4	13	30	10	20	mA	V <sub>PP</sub> = V <sub>PPH</sub> 1 (at 5V) Block Erase in Progress	
-			8	25	5	15		V <sub>PP</sub> = V <sub>PPH</sub> 2 (at 12V) Block Erase in Progress	
IPPES	V <sub>PP</sub> Erase Suspend Current	1	50	200	30	200	μА	V <sub>PP</sub> = V <sub>PPH</sub> Block Erase Suspend in Progress	
IRP#	RP# Boot Block Unlock Current	1,4		500		500	μА	RP# = V <sub>HH</sub>	
l <sub>ID</sub>	A <sub>9</sub> Intelligent Identifier Current	1,4		500		500	μΑ	$A_9 = V_{ID}$	



Table 11. DC Characteristics (Commercial) (Continued)

Sym	Parameter	Prod		BV	-60 -80 -120	Unit	Test Conditions	
Jyni	Faitinoto	Vcc	3.3 ± 0.3V		5V ± 10%			
		Note	Min	Max	Min	Max		
V <sub>ID</sub>	A <sub>9</sub> Intelligent Identifier Voltage		11.4	12.6	11.4	12.6	٧	
VIL	Input Low Voltage		-0.5	0.8	-0.5	0.8	V	
V <sub>IH</sub>	Input High Voltage		2.0	V <sub>CC</sub> + 0.5V	2.0	V <sub>CC</sub> + 0.5V	٧	
V <sub>OL</sub>	Output Low Voltage			0.45		0.45	٧	$V_{CC} = V_{CC} Min$ $I_{OL} = 5.8 mA$
V <sub>OH</sub> 1	Output High Voltage (TTL)		2.4		2.4		٧	$V_{CC} = V_{CC} Min$ $I_{OH} = -2.5 mA$
V <sub>OH</sub> 2	Output High Voltage (CMOS)		0.85 x V <sub>CC</sub>		0.85 x V <sub>CC</sub>		٧	$V_{CC} = V_{CC} Min$ $I_{OH} = -2.5 mA$
			V <sub>CC</sub> - 0.4V		V <sub>CC</sub> - 0.4V		٧	$V_{CC} = V_{CC} Min$ $I_{OH} = -100 \mu A$
V <sub>PPLK</sub>	V <sub>PP</sub> Lock-Out Voltage	3	0.0	1.5	0.0	1.5	V	Total Write Protect
V <sub>PPH</sub> 1	V <sub>PP</sub> (Prog/Erase Operations)		4.5	5.5	4.5	5.5	٧	V <sub>PP</sub> at 5V
V <sub>PPH</sub> 2			11.4	12.6	11.4	12.6	٧	V <sub>PP</sub> at 12V
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage	8	2.0		2.0		٧	
V <sub>HH</sub>	RP# Unlock Voltage		11.4	12.6	11.4	12.6	٧	Boot Block Unlock


### Table 12. Capacitance ( $T_A = 25$ °C, f = 1 MHz)

Symbol	Parameter	Note	Тур	Max	Unit	Conditions
C <sub>IN</sub>	Input Capacitance	4	6	8	pF	V <sub>IN</sub> = 0V
C <sub>OUT</sub>	Output Capacitance	4, 7	10	12	pF	V <sub>OUT</sub> = 0V

#### NOTES:

- 1. All currents are in RMS unless otherwise noted. Typical values at  $V_{CC} = 5.0V$ ,  $T = +25^{\circ}C$ . These currents are valid for all product versions (packages and speeds).
- 2. ICCES is specified with the device deselected. If the device is read while in erase suspend mode, current draw is the sum of ICCES and ICCR. 3. Block erases and word/byte writes are inhibited when Vpp = VppLK, and not guaranteed in the range between VppH1
- and VPPLK.
- 4. Sampled, not 100% tested.
- 5. Automatic Power Savings (APS) reduces ICCR to less than 1 mA typical, in static operation.
- 6. CMOS Inputs are either V<sub>CC</sub> ± 0.2V or GND ± 0.2V. TTL Inputs are either V<sub>IL</sub> or V<sub>IH</sub>.
- 7. For the 28F002B, address pin  $A_{10}$  follows the  $C_{OUT}$  capacitance numbers. 8. For all BV/CV parts,  $V_{LKO}=2.0V$  for both 3.3V and 5V operations.





AC test inputs are driven at 3.0V for a logic "1" and 0.0V for a logic "0." Input timing begins, and output timing ends, at 1.5V. Input rise and fall times (10% to 90%) < 10 ns.

Figure 12. 3.3V Inputs and Measurement Points




Figure 13. 5V Inputs and Measurement Points




Figure 14. Test Configuration

### **Test Configuration Component Values**

		_	
Test Configuration	C <sub>L</sub> (pF)	R <sub>1</sub> (Ω)	$R_2(\Omega)$
3.3V Standard Test	50	990	770
5V Standard Test	100	580	390
5V High-Speed Test	30	580	390

### NOTE:

C<sub>L</sub> includes jig capacitance.



### 5.3 AC Characteristics

Table 13. AC Characteristics: Read Only Operations (Commercial)

٦		Prod			BV	<b>-60</b>			]
		Vcc	3.3 ± 0.3V(5) 50 pF		5V ±	5%(6)	5V ±	10%(7)	Unit
Sym	Parameter	Load			30	pF	100 pF		
		Note	Min	Max	Min	Max	Min	Max	
t <sub>AVAV</sub>	Read Cycle Time		110		60		70		ns
tavqv	Address to Output Delay			110		60		70	ns
tELQV	CE# to Output Delay	2		110		60		70	ns
tpHQV	RP# to Output Delay			0.8		0.45		0.45	μs
t <sub>GLQV</sub>	OE# to Output Delay	2		65		30		35	ns
tELQX	CE# to Output in Low Z	3	0		0		0		ns
tEHQZ	CE# to Output in High Z	3		55	<u></u>	20		25	ns
tGLQX	OE# to Output in Low Z	3	0		0		0		ns
tGHQZ	OE# to Output in High Z	3		45		20		25	ns
tон	Output Hold from Address, CE#, or OE# Change, Whichever Occurs First	3	0		0		0		ns
t <sub>ELFL</sub>	CE# Low to BYTE# High or Low	3		5		5		5	ns
t <sub>AVFL</sub>	Address to BYTE# High or Low	3		5		5		5	ns
t <sub>FLQV</sub>	BYTE# to Output Delay	3,4		110		60		70	ns
t <sub>FLQZ</sub>	BYTE# Low to Output in High Z	3		45		20		25	ns

### 2-MBIT SmartVoltage BOOT BLOCK FAMILY



Table 13. AC Characteristics: Read Only Operations (Commercial) (Continued)

		Prod		BV	<b>'-80</b>			BV-	120	<u></u>	
Sym	Parameter	Vcc	3.3 ±	0.3V <sup>(5)</sup>	5V ±	10%(7)	3.3 ±	0.3V(5)	<b>5V</b> ±	10%(7)	Unit
	Farameter	Load	50 pF		100 pF		50 pF		100 pF		Unit
		Notes	Min	Max	Min	Max	Min	Max	Min	Max	1
tAVAV	Read Cycle Time	ļ	150		80		180		120		ns
tavqv	Address to Output Delay			150		80		180		120	ns
tELQV	CE# to Output Delay	2		150		80		180		120	ns
tphQv	RP# to Output Delay			0.8		0.45		0.8		0.45	μs
tGLQV	OE# to Output Delay	2		90		40		90		40	ns
tELQX	CE# to Output in Low Z	3	0		0		0		0		ns
tEHQZ	CE# to Output in High Z	3		80		30		80		30	ns
t <sub>GLQX</sub>	OE# to Output in Low Z	3	0		0		0		0		ns
tGHQZ	OE# to Output in High Z	3		60		30		60	-	30	ns
to <sub>H</sub>	Output Hold from Address, CE#, or OE# Change, Whichever Occurs First	3	0		0		0		0		ns
t <sub>ELFL</sub> t <sub>ELFH</sub>	CE# Low to BYTE# High or Low	3		5		5		5		5	ns
t <sub>AVFL</sub>	Address to BYTE# High or Low	3		5		5		5		5	ns
t <sub>FLQV</sub>	BYTE# to Output Delay	3,4		150		80		180		120	ns
t <sub>FLQZ</sub>	BYTE# Low to Output in High Z	3		60		30		60		30	ns

#### NOTES:

- 1. See AC Input/Output Reference Waveform for timing measurements.
- 2. OE# may be delayed up to t<sub>CE</sub>-t<sub>OE</sub> after the falling edge of CE# without impact on t<sub>CE</sub>.
- 3. Sampled, but not 100% tested.
- t<sub>FLOV</sub>, BYTE# switching low to valid output delay will be equal to t<sub>AVQV</sub>, measured from the time DQ<sub>15</sub>/A<sub>-1</sub> becomes valid.
- 5. See Test Configurations (Figure 14), 3.3V Standard Test component values.
- 6. See Test Configurations (Figure 14), 5V High-Speed Test component values.
- 7. See Test Configurations (Figure 14), 5V Standard Test component values.






Figure 15. AC Waveforms for Read Operations




Figure 16. BYTE# Timing Diagram for Read Operations

### 2-MBIT SmartVoltage BOOT BLOCK FAMILY



Table 14. AC Characteristics: WE #—Controlled Write Operations(1) (Commercial)

Sym		Prod V <sub>CC</sub> Load Note	BV-60						
	Parameter		3.3 ± 0.3V(9) 50 pF		5V ± 5%(10) 30 pF		5V ± 10%(10) 100 pF		Unit
	tavav		Write Cycle Time		110		60		70
tPHWL	RP# Setup to WE# Going Low		0.8		0.45		0.45		μs
tELWL	CE# Setup to WE# Going Low		0		0		0		ns
tphhwh	Boot Block Lock Setup to WE# Going High	6,8	200		100		100	,	ns
t <sub>VPWH</sub>	V <sub>PP</sub> Setup to WE# Going High	5,8	200		100		100		ns
t <sub>AVWH</sub>	Address Setup to WE# Going High	3	90		50		50		ns
t <sub>DVWH</sub>	Data Setup to WE# Going High	4	90		50		50		ns
<sup>t</sup> WLWH	WE# Pulse Width		90		50		50		ns
twHDX	Data Hold Time from WE# High	4	0		0		0		ns
twhax	Address Hold Time from WE# High	3	0		0		0		ns
t <sub>WHEH</sub>	CE# Hold Time from WE# High		0		0		0		ns
twhwL	WE# Pulse Width High		20		10		20		ns
t <sub>WHQV1</sub>	Duration of Word/Byte Program	2,5	6		6		6		μS
t <sub>WHQV2</sub>	Duration of Erase (Boot)	2,5,6	0.3		0.3		0.3		s
twHQV3	Duration of Erase (Parameter)	2,5	0.3		0.3		0.3		s
twHQV4	Duration of Erase (Main)	2,5	0.6		0.6		0.6		s
t <sub>QWL</sub>	V <sub>PP</sub> Hold from Valid SRD	5,8	0		0		0		ns
t <sub>QVPH</sub>	RP# V <sub>HH</sub> Hold from Valid SRD	6,8	0		0		0		ns
t <sub>PHBR</sub>	Boot-Block Lock Delay	7,8	,,	200		100		100	ns



Table 14. AC Characteristics: WE #—Controlled Write Operations(1) (Commercial) (Continued)

Sym	Parameter	Prod	BV-80					BV-120			
		Vcc	3.3 ±	± 0.3V(9) 5V ±		0%(11)	3.3 ± 0.3V(9)		5V ± 10%(11)		
		Load	50 pF		100 pF		50 pF		100 pF		Unit
		Notes	Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>AVAV</sub>	Write Cycle Time		150		80		180		120		ns
<sup>†</sup> PHWL	RP# Setup to WE# Going Low		0.8		0.45		0.8		0.45		μs
t <sub>ELWL</sub>	CE# Setup to WE# Going Low		0		0		0		0		ns
t <sub>PHHWH</sub>	Boot Block Lock Setup to WE # Going High	6,8	200		100		200		100		ns
t <sub>VPWH</sub>	V <sub>PP</sub> Setup to WE# Going High	5,8	200		100		200		100		ns
t <sub>AVWH</sub>	Address Setup to WE# Going High	3	120		50		150		50		ns
t <sub>DVWH</sub>	Data Setup to WE# Going High	4	120		50		150		50		ns
twLwH	WE# Pulse Width		120		50		150		50		ns
twHDX	Data Hold Time from WE# High	4	0		0		0		0		ns
twhax	Address Hold Time from WE# High	3	0		0		0		0		ns
twheh	CE# Hold Time from WE# High		0		0		0		0		ns
t <sub>WHWL</sub>	WE# Pulse Width High		30		30		30		30		ns
twHQV1	Word/Byte Program Time	2,5	6		6		6		6		μs
twHQV2	Erase Duration (Boot)	2,5,6	0.3		0.3		0.3		0.3		S
twHQV3	Erase Duration (Param)	2,5	0.3		0.3		0.3		0.3		s
twHQV4	Erase Duration (Main)	2,5	0.6		0.6		0.6		0.6		s
tQWL	V <sub>PP</sub> Hold from Valid SRD	5,8	0		0		0		0		ns
t <sub>QVPH</sub>	RP# V <sub>HH</sub> Hold from Valid SRD	6,8	0		0		0		0		ns
t <sub>PHBR</sub>	Boot-Block Lock Delay	7,8		200		100		200		100	ns

**4826175 0165813 900** 

5-147



- 1. Read timing characteristics during write and erase operations are the same as during read-only operations. Refer to AC characteristics during read mode.
- 2. The on-chip WSM completely automates program/erase operations; program/erase algorithms are now controlled internally which includes verify and margining operations.
- 3. Refer to command definition table for valid A<sub>IN</sub>. (Table 7)
- 4. Refer to command definition table for valid  $D_{IN}$ . (Table 7) 5. Program/erase durations are measured to valid SRD data (successful operation, SR.7 = 1).
- 6. For boot block program/erase, RP# should be held at VHH or WP# should be held at VIH until operation completes
- 7. Time t<sub>PHBR</sub> is required for successful locking of the boot block.
- 8. Sampled, but not 100% tested.
- 9. See Test Configurations (Figure 14), 3.3V Standard Test component values.
- 10. See Test Configurations (Figure 14), 5V High-Speed Test component values.
- 11. See Test Configurations (Figure 14), 5V Standard Test component values.




Figure 17. AC Waveforms for Write and Erase Operations (WE # - Controlled Writes)



Table 15. AC Characteristics: CE#—Controlled Write Operations(1,12) (Commercial)

		Prod			в۷	-60			
	B	Vcc	<b>3.3</b> ±	0.37(9)	5V ±	5%(10)	5V ± 1	10%(11)	Unit
Sym	Parameter	Load	50	pF	30 pF		100 pF		Unit
		Note	Min	Max	Min	Max	Min	Max	
tavav	Write Cycle Time		110		60		70		ns
<sup>†</sup> PHEL	RP# High Recovery to CE# Going Low		8.0		0.45		0.45		μs
twLEL	WE# Setup to CE# Going Low		0		0		0		ns
tPHHEH	Boot Block Lock Setup to CE# Going High	6,8	200		100		100		ns
t <sub>VPEH</sub>	V <sub>PP</sub> Setup to CE# Going High	5,8	200		100		100		ns
tAVEH	Address Setup to CE# Going High	3	90		50		50		ns
<sup>t</sup> DVEH	Data Setup to CE# Going High	4	90		50		50		ns
tELEH	CE# Pulse Width		90		50		50		ns
tEHDX	Data Hold Time from CE# High	4	0		0		0		ns
tEHAX	Address Hold Time from CE# High	3	0		0		0		ns
t <sub>EHWH</sub>	WE # Hold Time from CE# High		0		0		0		ns
t <sub>EHEL</sub>	CE# Pulse Width High		20		10		20		ns
t <sub>EHQV1</sub>	Duration of Word/Byte Programming Operation	2,5	6		6		6		μs
tEHQV2	Erase Duration (Boot)	2,5,6	0.3		0.3		0.3		S
t <sub>EHQV3</sub>	Erase Duration (Param)	2,5	0.3		0.3		0.3		s
t <sub>EHQV4</sub>	Erase Duration (Main)	2,5	0.6		0.6		0.6		s
tawL	V <sub>PP</sub> Hold from Valid SRD	5,8	0		0		0		ns
tQVPH	RP# V <sub>HH</sub> Hold from Valid SRD	6,8	0		0		0		ns
t <sub>PHBR</sub>	Boot-Block Lock Delay	7,8		200		100		100	ns



Table 15. AC Characteristics: CE #—Controlled Write Operations(1,12) (Commercial) (Continued)

		Prod		BV	-80			BV	-120		
Cum	Parameter	Vcc	3.3 ±	0.3V <sup>(9)</sup>	<b>5V</b> ± 1	10%(11)	3.3 ±	0.3V(9)	5V ±	10%(11)	Unit
Sym	Parameter	Load	50	pF	100	) pF	50	рF	100	) pF	Unit
		Notes	Min	Max	Min	Max	Min	Max	Min	Max	]
t <sub>AVAV</sub>	Write Cycle Time		150		80		180		120		ns
t <sub>PHEL</sub>	RP# High Recovery to CE# Going Low		0.8		0.45		0.8		0.45		μs
tWLEL	WE# Setup to CE# Going Low		0		0		0		0		ns
tPHHEH	Boot Block Lock Setup to CE# Going High	6,8	200		100		200		100		ns
t <sub>VPEH</sub>	V <sub>PP</sub> Setup to CE# Going High	5,8	200		100		200		100		ns
<sup>t</sup> AVEH	Address Setup to CE# Going High	3	120		50		150		50		ns
<sup>t</sup> DVEH	Data Setup to CE# Going High	4	120		50		150		50		ns
tELEH	CE# Pulse Width		120		50		150		50		ns
t <sub>EHDX</sub>	Data Hold Time from CE# High	4	0		0		0		0		ns
t <sub>EHAX</sub>	Address Hold Time from CE # High	3	0		0		0		0		ns
t <sub>EHWH</sub>	WE # Hold Time from CE# High		0		0	,	0		0		ns
t <sub>EHEL</sub>	CE# Pulse Width High		30		30		30		30		ns
<sup>t</sup> EHQV1	Duration of Word/ Byte Programming Operation	2,5	6		6		6		6		μs
t <sub>EHQV2</sub>	Erase Duration (Boot)	2,5,6	0.3		0.3		0.3		0.3		s
t <sub>EHQV3</sub>	Erase Duration (Param)	2,5	0.3		0.3		0.3		0.3		s
t <sub>EHQV4</sub>	Erase Duration (Main)	2,5	0.6		0.6		0.6		0.6		s
<sup>t</sup> QWL	V <sub>PP</sub> Hold from Valid SRD	5,8	0		0		0		0		ns



Table 15. AC Characteristics: CE#—Controlled Write Operations(1,12) (Commercial) (Continued)

		Prod	BV-80								
C	Dovernator	V <sub>CC</sub>	V <sub>CC</sub> 3.3 ± 0.3				3.3 ± 0.3V <sup>(9)</sup> 50 pF		5V ± 10%(11) 100 pF		Unit
Sym Parameter		Load	50	pF							
		Notes	Min	Max	Min	Max	Min	Max	Min	Max	
tQVPH	RP# V <sub>HH</sub> Hold from Valid SRD	6,8	0		0		0		0		ns
t <sub>PHBR</sub>	Boot-Block Lock Delay	7,8		200		100		200		100	ns

#### NOTES

See WE# Controlled Write Operations for notes 1 through 11.

12. Chip-Enable controlled writes: write operations are driven by the valid combination of CE# and WE# in systems where CE# defines the write pulse-width (within a longer WE# timing waveform), all set-up, hold and inactive WE# times should be measured relative to the CE# waveform.




Figure 18. Alternate AC Waveforms for Write and Erase Operations (CE#-Controlled Writes)



Table 16. Erase and Program Timings (Commercial  $T_A = 0^{\circ}C$  to  $+70^{\circ}C$ )

	V <sub>PP</sub>	5V ± 10%								
Parameter	v <sub>cc</sub>	3.3 ± 0.3V		5V ± 10%		3.3 ± 0.3V		5V ± 10%		Unit
		Тур	Max	Тур	Max	Тур	Max	Тур	Max	1
Boot/Parameter	Block Erase Time	0.84	7	0.8	7	0.44	7	0.34	7	s
Main Block Erase	Time	2.4	14	1.9	14	1.3	14	1.1	14	s
Main Block Write	Time (Byte Mode)	1.7		1.8		1.6		1.2		s
Main Block Write	Time (Word Mode)	1.1		0.9		0.8		0.6		s
Byte Write Time		10		10		8		8		μs
Word Write Time		13		13		8		8		μs

- 1. All numbers are sampled, not 100% tested.
- Max erase times are specified under worst case conditions. The max erase times are tested at the same value independent of V<sub>CC</sub> and V<sub>PP</sub>. See Note 3 for typical conditions.
- Typical conditions are 25°C with V<sub>CC</sub> and V<sub>PP</sub> at the center of the specified voltage range. Production programming using V<sub>CC</sub> = 5.0V, V<sub>PP</sub> = 12.0V typically results in a 60% reduction in programming time.
- 4. Contact your Intel representative for information regarding maximum byte/word write specifications.



## 6.0 EXTENDED OPERATING CONDITIONS

Table 17. Extended Temperature and V<sub>CC</sub> Operating Conditions

Symbol	Parameter	Parameter Notes			
TA	Operating Temperature	Notes	Min	Max	Units
V <sub>CC</sub>	3.3V V <sub>CC</sub> Supply Voltage (± 0.3V)	1	-40	+85	°C
• 00			3.0	3.6	Volts
	5V V <sub>CC</sub> Supply Voltage (10%)	2	4.50	5.50	Volts

### NOTES:

1. AC specifications are valid at both voltage ranges. See DC Characteristics tables for voltage range-specific specifications.

2. 10% V<sub>CC</sub> specifications apply to 80 and 120 ns versions in their standard test configuration.

# 6.1 Applying V<sub>CC</sub> Voltages

When applying  $V_{CC}$  voltage to the device, a delay may be required before initiating device operation, depending on the  $V_{CC}$  ramp rate. If  $V_{CC}$  ramps slower than  $1V/100~\mu s$  (0.01  $V/\mu s$ ) then no delay is required. If  $V_{CC}$  ramps faster than  $1V/100~\mu s$  (0.01  $V/\mu s$ ), then a delay of 2  $\mu s$  is required before initiating device operation. RP# = GND is recommended during power-up to protect against spurious write signals when  $V_{CC}$  is between  $V_{LKO}$  and  $V_{CCMIN}$ .

V <sub>CC</sub> Ramp Rate	Required Timing
≤ 1V/100 μs	No delay required.
> 1V/100 μs	A delay time of 2 $\mu s$ is required before any device operation is initiated, including read operations, command writes, program operations, and erase operations. This delay is measured beginning from the time $V_{CC}$ reaches $V_{CCMIN}$ (2.7V for 2.7V – 3.6V operation, 3.0V for 3.3 $\pm$ 0.3V operation; and 4.5V for 5V operation).

#### NOTES:

- 1. These requirements must be strictly followed to guarantee all other read and write specifications.
- 2. To switch between 3.3V and 5.0V operation, the system should first transition V<sub>CC</sub> from the existing voltage range to GND, and then to the new voltage. Any time the V<sub>CC</sub> supply drops below V<sub>CCMIN</sub>, the chip may be reset, aborting any operations pending or in progress.
- 3. These guidelines must be followed for any V<sub>CC</sub> transition from GND.

PRELIMINARY

**4826175 0165819 329** 1

5-153



## 6.2 DC Characteristics

Table 18. DC Characteristics: Extended Temperature Operation

		Prod		TBV	<b>7-80</b>			
Sym	Parameter	Vcc	3.3 ±	0.3V	5V ±	10%	Unit	Test Conditions
		Note	Тур	Max	Тур	Max		
I <sub>IL</sub>	Input Load Current	1	± 1.0	± 1.0			μΑ	$V_{CC} = V_{CC} Max$ $V_{IN} = V_{CC} or GND$
lLO	Output Leakage Current	1	± 10	± 10			μΑ	$V_{CC} = V_{CC} Max$ $V_{IN} = V_{CC} or GND$
lccs	V <sub>CC</sub> Standby Current	1,3	60	110	70	150	μА	CMOS Levels $V_{CC} = V_{CC} \text{ Max}$ $CE\# = RP\# = WP\# = V_{CC} \pm 0.2V$
			0.4	1.5	0.8	2.5	mA	TTL Levels  V <sub>CC</sub> = V <sub>CC</sub> Max  CE# = RP# = BYTE#  = V <sub>IH</sub>
ICCD	V <sub>CC</sub> Deep Power-Down Current	1	0.2	8	0.2	8	μΑ	$V_{CC} = V_{CC} Max$ $V_{IN} = V_{CC} or GND$ $RP \# = GND \pm 0.2V$
ICCR	V <sub>CC</sub> Read Current for Word or Byte	1,5,6	15	30	50	65	mA	$\label{eq:cmosinputs} \begin{split} &\text{V}_{CC} = \text{V}_{CC} \text{ Max} \\ &\text{CE} = \text{V}_{IL} \\ &\text{f} = \text{10 MHz (5V)} \\ &\text{5 MHz (3.3V)} \\ &\text{I}_{OUT} = \text{0 mA} \\ &\text{Inputs} = \text{GND} \pm \text{0.2V} \\ &\text{or V}_{CC} \pm \text{0.2V} \end{split}$
			15	30	55	70	mA	TTL INPUTS  V <sub>CC</sub> = V <sub>CC</sub> Max  CE# = V <sub>IL</sub> f = 10 MHz (5V),  5 MHz (3.3V)  I <sub>OUT</sub> = 0 mA  Inputs = V <sub>IL</sub> or V <sub>IH</sub>
Iccw	V <sub>CC</sub> Write Current for Word or Byte	1,4	13	30	30	50	mA	V <sub>PP</sub> = V <sub>PPH</sub> 1 (at 5V) Word Write in Progress
			10	25	30	45	mA	V <sub>PP</sub> = V <sub>PPH</sub> 2 (at 12V) Word Write in Progress



**Table 18. DC Characteristics: Extended Temperature Operation (Continued)** 

		Prod		TB\	<b>7-80</b>			
Sym	Parameter	Vcc	3.3 ±	0.3V	5V ±	10%	Unit	Test Conditions
		Note	Тур	Max	Тур	Max		rest conditions
ICCE	V <sub>CC</sub> Erase Current	1,4	13	30	22	45	mA	V <sub>PP</sub> = V <sub>PPH</sub> 1 (at 5V) Erase in Progress
:			10	25	18	40	mA	V <sub>PP</sub> = V <sub>PPH</sub> 2 (at 12V) Erase in Progress
ICCES	V <sub>CC</sub> Erase Suspend Current	1,2	3	8.0	5	12.0	mA	CE# = V <sub>IH</sub> V <sub>PP</sub> = V <sub>PPH</sub> 1 (at 5V) Block Erase Suspend
IPPS	V <sub>PP</sub> Standby Current	1	± 5	± 15	± 5	± 15	μΑ	V <sub>PP</sub> < V <sub>PPH</sub> 2
IPPD	V <sub>PP</sub> Deep Power- Down Current	1	0.2	10	0.2	10	μΑ	RP# = GND ± 0.2V
IPPR	V <sub>PP</sub> Read Current	1	50	200	50	200	μА	V <sub>PP</sub> ≥ V <sub>PPH</sub> 2
IppW	V <sub>PP</sub> Write Current for Word/Byte	1,4	13	30	13	30	mA	V <sub>PP</sub> = V <sub>PPH</sub> 1 (at 5V) Word Write in Progress
	}		8	25	8	25	mA	V <sub>PP</sub> = V <sub>PPH</sub> 2 (at 12V) Word Write in Progress
IPPE	V <sub>PP</sub> Erase Current	1,4	13	30	15	25	mA	V <sub>PP</sub> = V <sub>PPH</sub> 1 (at 5V) Block Erase in Progress
			8	25	10	20	mA	V <sub>PP</sub> = V <sub>PPH</sub> 2 (at 12V) Block Erase in Progress
IPPES	V <sub>PP</sub> Erase Suspend Current	1	50	200	50	200	μΑ	V <sub>PP</sub> = V <sub>PPH</sub> Block Erase Suspend in Progress
I <sub>RP#</sub>	RP# Boot Block Unlock Current	1,4		500		500	μΑ	RP# = V <sub>HH</sub> V <sub>PP</sub> = 12V
I <sub>ID</sub>	A <sub>9</sub> Intelligent Identifier Current	1,4		500		500	μΑ	$A_9 = V_{ID}$



Table 18. DC Characteristics: Extended Temperature Operation (Continued)

		Prod		TB\	/-80				
Sym	Parameter	Vcc	3.3 ±	0.3V	5V ±	10%	Unit	Test Conditions	
		Note	Тур	Max	Тур	Max			
V <sub>ID</sub>	A <sub>9</sub> Intelligent Identifier Voltage		11.4	12.6	11.4	12.6	٧		
V <sub>IL</sub>	Input Low Voltage		-0.5	0.8	-0.5	0.8	V		
VIH	Input High Voltage		2.0	V <sub>CC</sub> ± 0.5V	2.0	V <sub>CC</sub> ± 0.5V	٧		
V <sub>OL</sub>	Output Low Voltage			0.45		0.45	٧	$V_{CC} = V_{CC} \text{ Min}$ $V_{PP} = 12V$ $I_{OL} = 5.8 \text{ mA (5V)},$ $2 \text{ mA (3.3V)}$	
V <sub>OH</sub> 1	Output High Voltage (TTL)		2.4		2.4		<b>&gt;</b>	$V_{CC} = V_{CC} Min$ $I_{OH} = -2.5 mA$	
V <sub>OH</sub> 2	Output High Voltage		0.85 × V <sub>CC</sub>		0.85 × V <sub>CC</sub>		٧	$V_{CC} = V_{CC} Min$ $I_{OH} = -2.5 mA$	
,	(CMOS)	·	V <sub>CC</sub> - 0.4V		V <sub>CC</sub> - 0.4V		٧	$V_{CC} = V_{CC} Min$ $I_{OH} = -100 \mu A$	
V <sub>PPLK</sub>	V <sub>PP</sub> Lock-Out Voltage	3	0.0	1.5	0.0	1.5	٧	Complete Write Protection	
V <sub>PPH</sub> 1	V <sub>PP</sub> during Program/Erase		4.5	5.5	4.5	5.5	٧	V <sub>PP</sub> at 5V	
V <sub>PPH</sub> 2	Operations		11.4	12.6	11.4	12.6	٧	V <sub>PP</sub> at 12V	
V <sub>LKO</sub>	V <sub>CC</sub> Erase/Write Lock Voltage	8	2.0		2.0		٧	,	
V <sub>HH</sub>	RP# Unlock Voltage		11.4	12.6	11.4	12.6	٧	V <sub>PP</sub> = 12V Boot Block Write/Eras	

## Table 19. Capacitance (TA = 25 °C, f = 1 MHz)

Symbol	Parameter	Note	Тур	Max	Unit	Conditions
C <sub>IN</sub>	Input Capacitance	4	6	8	pF	V <sub>IN</sub> = 0V
C <sub>OUT</sub>	Output Capacitance	4	10	12	ρF	V <sub>OUT</sub> = 0V



- 1. All currents are in RMS unless otherwise noted. Typical values at V<sub>CC</sub> = 5.0V, T = +25°C. These currents are valid for all product versions (packages and speeds).
- 2. ICCES is specified with device de-selected. If device is read while in erase suspend, current draw is sum of ICCES and ICCR-
- 3. Block erases and word/byte writes inhibited when V<sub>PP</sub> = V<sub>PPLK</sub>, and not guaranteed in the range between V<sub>PPH</sub>1 and VPPLK.
- 4. Sampled, not 100% tested.
- 5. Automatic Power Savings (APS) reduces  $I_{CCR}$  to less than 1 mA typical, in static operation. 6. CMOS Inputs are either  $V_{CC} \pm 0.2V$  or GND  $\pm 0.2V$ . TTL Inputs are either  $V_{IL}$  or  $V_{IH}$ .
- 7. For the 28F002B address pin  $A_{10}$  follows the  $C_{OUT}$  capacitance numbers. 8 For all BV/CV parts,  $V_{LKO}=2.0V$  for 3.3V and 5.0V operations.







Figure 19. 3.3V Input Range and Measurement Points



AC test inputs are driven at  $V_{OH}$  (2.4  $V_{TTL}$ ) for a logic "1" and  $V_{OL}$  (0.45  $V_{TTL}$ ) for a logic "0." Input timing begins at  $V_{IH}$  (2.0  $V_{TTL}$ ) and  $V_{IL}$  (0.8  $V_{TTL}$ ). Output timing ends at  $V_{IH}$  and  $V_{IL}$ . Input rise and fall times (10% to 90%) < 10 ns.

Figure 20. 5V Input Range and Measurement Points




Figure 21. Test Configuration

## **Test Configuration Component Values**

Test Configuration	C <sub>L</sub> (pF)	R <sub>1</sub> (Ω)	$R_2(\Omega)$
3.3V Standard Test	50	990	770
5V Standard Test	100	580	390

## NOTE:

C<sub>L</sub> includes jig capacitance.



## 6.3 AC Characteristics

Table 20. AC Characteristics: Read Only Operations(1) (Extended Temperature)

		Prod		ТВ	V-80		
Sym	Parameter	V <sub>CC</sub>	3.3 ±	0.3V <sup>(5)</sup>	5 <b>V</b> ±	10%(6)	Unit
Jym	rai attietei	Load	50 pF		10		
		Notes	Min	Max	Min	Max	1
tavav	Read Cycle Time		110		80		ns
†AVQV	Address to Output Delay			110		80	ns
tELQV	CE# to Output Delay	2		110		80	ns
t <sub>PHQV</sub>	RP# to Output Delay			0.8		0.45	μs
tGLQV	OE# to Output Delay	2		65		40	ns
t <sub>ELQX</sub>	CE# to Output in Low Z	3	0		0		ns
t <sub>EHQZ</sub>	CE# to Output in High Z	3		55		30	ns
t <sub>GLQX</sub>	OE# to Output in Low Z	3	0		0		ns
tGHQZ	OE# to Output in High Z	3	,	45		30	ns
<sup>t</sup> OH	Output Hold from Address, CE#, or OE# Change, Whichever Occurs First	3	0		0		ns
t <sub>ELFL</sub>	CE# Low to BYTE# High or Low	3		5		5	ns
t <sub>AVFL</sub>	Address to BYTE# High or Low	3		5		5	ns
t <sub>FLQV</sub> t <sub>FHQV</sub>	BYTE# to Output Delay	3,4		110		80	ns
<sup>t</sup> FLQZ	BYTE# Low to Output in High Z	3		45	-	30	ns

- 1. See AC Input/Output Reference Waveform for timing measurements.
- 2. OE# may be delayed up to t<sub>CE</sub>-t<sub>OE</sub> after the falling edge of CE# without impact on t<sub>CE</sub>.
- 3. Sampled, but not 100% tested.
- 4. t<sub>FLQV</sub>, BYTE# switching low to valid output delay will be equal to t<sub>AVQV</sub>, measured from the time DQ<sub>15</sub>/A<sub>-1</sub> becomes valid.
- 5. See Test Configurations (Figure 21), 3.3  $\pm$  0.3V Standard Test component values. 6. See Test Configurations (Figure 21), 5V Standard Test component values.



Table 21. AC Characteristics: WE#—Controlled Write Operations(1) (Extended Temperature)

		Prod	_				
		Vcc	3.3 ±	0.3V(9)	5V ± 1		
Sym	Parameter	Load	50 pF		100 pF		Unit
		Notes	Min	Max	Min	Max	
tavav	Write Cycle Time		110		80		ns
t <sub>PHWL</sub>	RP# High Recovery to WE# Going Low		0.8		0.45		μs
tELWL	CE# Setup to WE# Going Low		0		0		ns
t <sub>РННWН</sub>	Boot Block Lock Setup to WE# Going High	6,8	200		100		ns
t <sub>VPWH</sub>	V <sub>PP</sub> Setup to WE# Going High	5,8	200		100		ns
t <sub>AVWH</sub>	Address Setup to WE # Going High	3	90		60		ns
t <sub>DVWH</sub>	Data Setup to WE# Going High	4	70		60		ns
twLWH	WE# Pulse Width		90		60		ns
twHDX	Data Hold Time from WE# High	4	0		0		ns
twhax	Address Hold Time from WE# High	3	0		0		ns
twheh	CE# Hold Time from WE# High		0		0		ns
twhwL	WE# Pulse Width High		20		20		ns
twHQV1	Word/Byte Program Time	2,5,8	6		6		μs
t <sub>WHQV2</sub>	Erase Duration (Boot)	2,5,6,8	0.3		0.3		s
twHQV3	Erase Duration (Param)	2,5,8	0.3		0.3		S
twHQV4	Erase Duration (Main)	2,5,8	0.6		0.6		s
towL	V <sub>PP</sub> Hold from Valid SRD	5,8	0		0		ns
t <sub>QVPH</sub>	RP# V <sub>HH</sub> Hold from Valid SRD	6,8	0		0		ns
t <sub>PHBR</sub>	Boot-Block Lock Delay	7,8		200		100	ns

# intel.

## 2-MBIT SmartVoltage BOOT BLOCK FAMILY

#### NOTES:

- Read timing characteristics during write and erase operations are the same as during read-only operations. Refer to AC Characteristics during read mode.
- The on-chip WSM completely automates program/erase operations; program/erase algorithms are now controlled internally which includes verify and margining operations.
- 3. Refer to command definition table for valid AIN. (Table 7)
- 4. Refer to command definition table for valid DIN. (Table 7)
- 5. Program/erase durations are measured to valid SRD data (successful operation, SR.7 = 1)
- For boot block program/erase, RP# should be held at V<sub>HH</sub> or WP# should be held at V<sub>IH</sub> until operation completes successfully.
- 7. Time t<sub>PHBR</sub> is required for successful locking of the boot block.
- 8. Sampled, but not 100% tested.
- 9. See Test Configurations (Figure 21), 3.3  $\pm$  0.3V Standard Test component values.
- 10. See Test Configurations (Figure 21), 5V Standard Test component values.

PRELIMINARY

**4**826175 0165827 4T5 📟

5-161



Table 22. AC Characteristics: CE # —Controlled Write Operations (1,11) (Extended Temperature)

		Prod		TBV-80				
Sym	Parameter	Vcc	3.3 ± 0.3V <sup>(9)</sup> 50 pF		5V ± 1	Unit		
	rarameter	Load			100			
		Notes	Min	Max	Min	Max	]	
tavav	Write Cycle Time		110		80		ns	
tPHEL	RP# High Recovery to CE# Going Low		0.8		0.45		μs	
tWLEL	WE# Setup to CE# Going Low		0		0		ns	
t <sub>PHHEH</sub>	Boot Block Lock Setup to CE# Going High	6,8	200		100		ns	
t <sub>VPEH</sub>	V <sub>PP</sub> Setup to CE# Going High	5,8	200		100		ns	
tAVEH	Address Setup to CE# Going High		90		60		ns	
t <sub>DVEH</sub>	Data Setup to CE# Going High	3	70		60		ns	
tELEH	CE# Pulse Width	4	90		60		ns	
t <sub>EHDX</sub>	Data Hold Time from CE# High		0		0		ns	
t <sub>EHAX</sub>	Address Hold Time from CE# High	4	0		0		ns	
t <sub>EHWH</sub>	WE# Hold Time from CE# High	3	0		0		ns	
t <sub>EHEL</sub>	CE# Pulse Width High		20		20		ns	
t <sub>EHQV1</sub>	Word/Byte Program Time	2,5	6		6		μs	
tEHQV2	Erase Duration (Boot)	2,5,6	0.3		0.3		s	
t <sub>EHQV3</sub>	Erase Duration (Param)	2,5	0.3		0.3		s	
t <sub>EHQV4</sub>	Erase Duration (Main)	2,5	0.6		0.6		s	
tawL	V <sub>PP</sub> Hold from Valid SRD	5,8	0		0	,	ns	
<sup>t</sup> QVPH	RP# V <sub>HH</sub> Hold from Valid SRD	6,8	0		0		ns	
t <sub>PHBR</sub>	Boot-Block Lock Delay	7,8		200		100	ns	

#### NOTES:

See WE# Controlled Write Operations for notes 1 through 10.

<sup>11.</sup> Chip-Enable controlled writes: write operations are driven by the valid combination of CE# and WE# in systems where CE# defines the write pulse-width (within a longer WE# timing waveform), all set-up, hold and inactive WE# times should be measured relative to the CE# waveform.



Table 23. Erase and Program Timings (Extended  $T_A = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ )

	V <sub>PP</sub>	5V ± 10%				12V ± 5%				
Parameter	V <sub>CC</sub>	3.3 ± 0.3V		5V ± 10%		3.3 ± 0.3V		5V ± 10%		Unit
		Тур	Max	Тур	Max	Тур	Max	Тур	Max	
Boot/Paramet	er Block Erase Time	0.84	7	0.8	7	0.44	7	0.34	7	s
Main Block Era	ase Time	2.4	14	1.9	14	1.3	14	1.1	14	s
Main Block Write Time (Byte Mode)		1.7		1.4		1.6		1.2		s
Main Block Wr	ite Time (Word Mode)	1.1		0.9		0.8		0.6		s
Byte Write Time		10		10		8		8		μs
Word Write Time		13		13		8		8		μs

- 1. All numbers are sampled, not 100% tested.
- Max erase times are specified under worst case conditions. The max erase times are tested at the same value independent of V<sub>CC</sub> and V<sub>PP</sub>. See Note 3 for typical conditions.
- Typical conditions are 25°C with V<sub>CC</sub> and V<sub>PP</sub> at the center of the specified voltage range. Production programming using V<sub>CC</sub> = 5.0V, V<sub>PP</sub> = 12.0V typically results in a 60% reduction in programming time.
- 4. Contact your Intel representative for information regarding maximum byte/word write specifications.



## 7.0 ADDITIONAL INFORMATION

## 7.1 Ordering Information




Table 24. Summary of Line Items

	Vcc		V <sub>PP</sub>		40-Ld	44-Ld 48-Ld	56-Ld			
Name	3.3V	5V	5V	12V	TSOP	PSOP	TSOP	TSOP	0°C-+70°C	-40°C-+85°C
28F002BV	~	100	10	<b>10</b>	<b>1</b> 1				<b>14</b>	<i>V</i>
28F200BV	-	<b>1</b> 0	10	111		10		<u> </u>	<u>~</u>	<i>ν</i>
28F200CV	-	<b>"</b>	<b>"</b>	<b>1</b> /			<b>"</b>		<b>"</b>	· · ·



## 7.2 References

Order Number	Document
290530	4-Mbit SmartVoltage Boot Block Flash Memory Family Datasheet
290539	8-Mbit SmartVoltage Boot Block Flash Memory Family Datasheet
290448	28F002/200BX-T/B 2-Mbit Boot Block Flash Memory Datasheet
290449	28F002/200BL-T/B 2-Mbit Low Power Boot Block Flash Memory Datasheet
290450	28F002/400BL-T/B 2-Mbit Low Power Boot Block Flash Memory Datasheet
290451	28F002/400BX-T/B 2-Mbit Boot Block Flash Memory Datasheet
292148	AP-604 "Using Intel's Boot Block Flash Memory Parameter Blocks to Replace EEPROM"
292172	AP-617 "Additional Flash Data Protection Using VPP, RP#, and WP#"
292130	AB-57 "Boot Block Architecture for Safe Firmware Updates"
292154	AB-60 "2/4/8-Mbit SmartVoltage Boot Block Flash Memory Family"

# 7.3 Revision History

-001	Initial release of datasheet.
-002	Status changed from Product Preview to Preliminary The following sections have been changed or rewritten: 1.1, 3.0, 3.2.1, 3.2.2, 3.3.1, 3.3.1.1, 3.3.2, 3.3.2.1, 3.3.3, 3.3.4, 3.6.2. Note 2 added to Figure 3 to clarify 28F008B pinout vs. 28F008SA. Sentence about program and erase WSM timeout deleted from Section 3.3.3, 3.3.4. Erroneous arrows leading out of error states deleted from flowcharts in Figs. 9, 10. Sections 5.1, 6.1 changed to "Applying V <sub>CC</sub> Voltages." These sections completely changed to clarify V <sub>CC</sub> ramp requirements.  IppD 3.3V Commercial spec changed from 10 to 5 μA. Capacitance tables added after Commercial and Extended DC Characteristics tables. Test and slew rate notes added to Figs. 12, 13, 19, 20, 21. Test configuration drawings (Fig. 14, 22) consolidated into one, with component values in table. (Component values also rounded off)  telfp, telfp, tayfp changed from 7 to 5 ns for 3.3V BV-60 Commercial and 3.3V TBV-80 Extended, 10 to 5 ns for 3.3V BV-80 and BV-120 Commercial. twhAx and tehax changed from 10 to 0 ns. tpHWL changed from 1000 to 800 ns for 3.3V BV-80, BV-120 Commercial. tpHWL changed from 1000 to 800 ns for 3.3V BV-80, and BV-120 Commercial.
-003	Applying V <sub>CC</sub> voltages (Sections 5.1 and 6.1) rewritten for clarity.  Minor cosmetic changes.