

Advance Information

This document contains information on a product under development. The parametric information contains target parameters that are subject to change.



CX28331/CX28332/CX28333


Single/Dual/Triple E3/DS3/STS-1 Line Interface Unit

The CX28333 is a three-channel, E3/DS3/STS-1 fully-integrated Line Interface Unit (LIU). It is configured via external pins and does not need a microprocessor interface. Each channel has an independent equalizer on the receive side requiring no user configuration. Also, each channel has a programmable transmit pulse shaper that can be set to ensure that the cross-connect pulse mask requirement is met for transmit cable length up to 450 feet. The CX28332 is a dual-channel, and the CX28331 is a single-channel LIU with performance identical to the CX28333.

The CX28333 gives the user new economies of scale in concentrator applications where three DS3 or STS-1 channels are concentrated into a single STS-3 channel. By including three independent transceivers on a chip, significant external components are eliminated, with the exception of 1:1 coupling transformers, termination resistors, and supply bypass capacitors.

NOTE: In this document, "i" is used to represent the number of channels:
i = 1 (CX28331), i = 2 (CX28332), and i = 3 (CX28333).

Functional Block Diagram



NOTE(S): The TX Monitor is only used with the 100-pin CX28333i-3X.

Distinguishing Features

- Can be used as a data transceiver over a maximum of 900 feet of Type 734/728 coaxial cable or equivalent in an on-premise environment
- Programmable pulse filtering to meet cross-connect pulse masks (*ANSI T1.102-1993*)
- Meets jitter specifications of *Bellcore GR499, GR253, and TBR24* (with external JAT).
- Large input dynamic range
- Alarms for coding violation and loss of signal
- Full diagnostic loopback capability
- Uses a minimum of external components
- Compatible with *ITU-T G.703, G.823*
- Independent power down mode per channel
- Easily interfaced to the DS3/E3 Framing IC (CX28342/3/4/6/8 and CN8330)
- Selectable B3ZS/HDB3 encoding/decoding
- Superior input receiver sensitivity (< 25 mV)
- Transmit monitor inputs (CX28333i-3x series only)


Physical Characteristics

- 80- and 100-pin ETQFP package
- Single 3.3 V power supply
- 1 W maximum power dissipation (CX28333)
- -40 °C to +85 °C temperature range
- 5 V-tolerant pins
- TTL digital pins

Applications

- Digital Cross-Connect Systems
- Routers
- ATM Switches
- Channelized Line Aggregation Units
- Test Equipment
- Channel Service Units
- Multiplexers

CX28333EVM



100985_002

© 2000, Conexant Systems, Inc.
All Rights Reserved.

Information in this document is provided in connection with Conexant Systems, Inc. ("Conexant") products. These materials are provided by Conexant as a service to its customers and may be used for informational purposes only. Conexant assumes no responsibility for errors or omissions in these materials. Conexant may make changes to specifications and product descriptions at any time, without notice. Conexant makes no commitment to update the information and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to its specifications and product descriptions.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document. Except as provided in Conexant's Terms and Conditions of Sale for such products, Conexant assumes no liability whatsoever.

THESE MATERIALS ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, EITHER EXPRESS OR IMPLIED, RELATING TO SALE AND/OR USE OF CONEXANT PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, CONSEQUENTIAL OR INCIDENTAL DAMAGES, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. CONEXANT FURTHER DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. CONEXANT SHALL NOT BE LIABLE FOR ANY SPECIAL, INDIRECT, INCIDENTAL, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS, WHICH MAY RESULT FROM THE USE OF THESE MATERIALS.

Conexant products are not intended for use in medical, lifesaving or life sustaining applications. Conexant customers using or selling Conexant products for use in such applications do so at their own risk and agree to fully indemnify Conexant for any damages resulting from such improper use or sale.

The following are trademarks of Conexant Systems, Inc.: Conexant™, the Conexant C symbol, and "What's Next in Communications Technologies"™. Product names or services listed in this publication are for identification purposes only, and may be trademarks of third parties. Third-party brands and names are the property of their respective owners.

For additional disclaimer information, please consult Conexant's Legal Information posted at www.conexant.com, which is incorporated by reference.

Reader Response: Conexant strives to produce quality documentation and welcomes your feedback. Please send comments and suggestions to tech.pubs@conexant.com. For technical questions, contact your local Conexant sales office or field applications engineer.

Ordering Information

Model Number	Package	Description	Operating Temperature
CX28331-1x	80-Pin ETQFP	Single-channel LIU	-40 °C to +85 °C
CX28332-1x	80-Pin ETQFP	Dual-channel LIU	-40 °C to +85 °C
CX28333-1x	80-Pin ETQFP	Triple-channel LIU	-40 °C to +85 °C
CX28331-3x	100-Pin ETQFP	Single channel with Transmit Monitoring	-40 °C to +85 °C
CX28332-3x	100-Pin ETQFP	Dual channel with Transmit Monitoring	-40 °C to +85 °C
CX28333-3x	100-Pin ETQFP	Triple channel with Transmit Monitoring	-40 °C to +85 °C

Revision History

Revision	Level	Date	Description
A	—	May 5, 2000	Initial Release

Table of Contents

List of Figures	vii
List of Tables	ix
1.0 Pin Description	1-1
1.1 Pin Assignments	1-1
2.0 Functional Description	2-1
2.1 Overview	2-1
2.2 Transmitter	2-3
2.2.1 AMI B3ZS/HDB3 Encoder	2-3
2.2.2 Pulse Shaper	2-3
2.2.3 Line Driver	2-4
2.2.3.1 Transmit Pulse Mask Templates	2-5
2.2.4 Alarm Indication Signal (AIS) Generator	2-8
2.2.5 Transmit Monitor Block (CX2833i-3x Only)	2-8
2.2.6 Jitter Generation (Intrinsic)	2-9
2.3 Receiver	2-10
2.3.1 Receive Sensitivity	2-10
2.3.2 AGC/VGA Block	2-10
2.3.3 Receive Equalizer	2-10
2.3.4 The PLL Clock Recovery Circuit	2-11
2.3.5 Loss Of Signal (LOS) Detector	2-11
2.3.6 B3ZS/HDB3 Decoder With Bipolar Violation Detector	2-11
2.3.7 Data Squelching	2-12
2.4 Jitter Tolerance	2-13
2.4.1 Jitter Transfer	2-15
2.5 Additional CX28331/CX28332/CX28333 Functions	2-16
2.5.1 Bias Generator	2-16
2.5.2 Power-On Reset (POR)	2-16
2.5.3 Loopback Multiplexers (MUXes)	2-16
2.6 Mechanical Specifications	2-17
2.7 Electrical Characteristics	2-19

2.7.1	Absolute Maximum Ratings	2-19
2.7.2	Recommended Operating Conditions	2-20
2.8	DC Characteristics	2-21
2.9	AC Characteristics.	2-22
3.0	Applications	3-1
3.1	PCB Design Considerations for CX28331/CX28332/CX28333	3-1
3.1.1	Power Supply and Ground Plane.	3-1
3.1.2	Impedance Matching	3-2
3.1.3	Other Passive Parts	3-2
3.1.4	IBIS Models	3-2
3.1.5	Recommended Vendors	3-2
Appendix A	A-1
A.1	Applicable Standards	A-1
Appendix B	B-1
B.1	Evaluation Module Schematic.	B-1

List of Figures

Figure 1-1.	CX28331-1x Pin Diagram	1-2
Figure 1-2.	CX28332-1x Pin Diagram	1-3
Figure 1-3.	CX28333-1x Pin Diagram	1-4
Figure 1-4.	CX28331-3x Pin Diagram	1-11
Figure 1-5.	CX28332-3x Pin Diagram	1-12
Figure 1-6.	CX28333-3x Pin Diagram	1-13
Figure 2-1.	Typical Application Of Single CX2833i Channel	2-2
Figure 2-2.	Pulse Shaper	2-3
Figure 2-3.	Pulse Measurement Points	2-4
Figure 2-4.	Transmit Pulse Mask for DS3 Rates	2-5
Figure 2-5.	Transmit Pulse Mask for STS-1 Rates	2-6
Figure 2-6.	Transmit Pulse Mask for E3 Rate	2-7
Figure 2-7.	AIS Signal	2-8
Figure 2-8.	Minimum Jitter Tolerance Requirement	2-14
Figure 2-9.	Maximum Jitter Transfer Curve Requirement	2-15
Figure 2-10.	CX2833i-1x Mechanical Drawing (80-Pin)—Dimensions	2-17
Figure 2-11.	CX2833i-3x Mechanical Drawing (100-Pin)—Dimensions	2-18
Figure 2-12.	Timing Diagram	2-23
Figure 3-1.	Typical CX28333 Connection	3-3
Figure B-1.	Recommended Schematic for the CX2833i-1x Device	B-2
Figure B-2.	Recommended Schematic for the CX2833i-3x Device (1 of 2)	B-3
Figure B-3.	Recommended Schematic for the CX2833i-3x Device (2 of 2)	B-4

List of Tables

Table 1-1.	CX28331/CX28332/CX28333 Pin Definitions	1-5
Table 1-2.	CX28331-3x Pin Definitions	1-14
Table 2-1.	DS3 Transmit Template Specifications	2-5
Table 2-2.	STS-1 Transmit Template Specifications	2-6
Table 2-3.	Absolute Maximum Ratings	2-19
Table 2-4.	Recommended Operating Conditions	2-20
Table 2-5.	DC Characteristics	2-21
Table 2-6.	AC Characteristics (Logic Timing)	2-22

1.0 Pin Description

1.1 Pin Assignments

Figures 1-1 (CX28331-1x), 1-2 (CX28332-1x), and 1-3 (CX28333-1x) illustrate pin assignments for the 80-pin Exposed Thin Quad Flat Package (ETQFP). See Table 1-1 for the CX28331-1x pin descriptions.

Figures 1-4 (CX28331-3x), 1-5 (CX28332-3x), and 1-6 (CX28333-3x) illustrate pin assignments for the 100-pin ETQFP. The 100-pin package adds more functionality, supporting new features such as Transmit Monitoring and Transmit Monitoring Status testing. See Table 1-2 for the CX28331-3x pin descriptions.

The input/output (I/O) column is coded as follows:


I = Input
O = Output
I/O = Bidirectional
P = Power

NOTE: All digital inputs and outputs contain 75 k Ω pull-down resistors.

When a channel is disabled (i.e., the $\overline{\text{PD}}_x$ pin is tied low or not connected), all receive and transmit analog circuitry powers down. Analog inputs (RLINE) are ignored and analog outputs (TLINE) are high impedance. Digital inputs of a powered-down channel are still active, but ignored. Overall noise on the device can be lowered by not driving the digital inputs of a powered-down channel.


NOTE: When power is disconnected from the device, TLINE pins are low impedance to ground if driven by more than one forward-bias diode voltage (0.7 V) below ground. Additionally, driving TLINE, a forward-bias diode voltage above the VGG pin, creates a low impedance path from the TLINE pin to the VGG pin. Otherwise, the TLINE pins are high impedance.

Figure 1-1. CX28331-1x Pin Diagram




100985_003

Figure 1-2. CX28332-1x Pin Diagram



100985_004

Figure 1-3. CX28333-1x Pin Diagram



100985_005

Table 1-1. CX28331-1x Pin Definitions (1 of 6)

Pin #			Signal Name	Description	I/O/P	Notes
CX28331-1x	CX28332-1x	CX28333-1x				
Coaxial Line Pins						
14	—	—	RLINEP	Ch1 positive receive data	I	Differential inputs for each channel from its respective receive coax line. The RX expects balanced differential inputs, usually achieved using a 1:1 transformer. The inputs are internally DC biased to 1.9 V.
—	6	6	RLINE1P			
15	—	—	RLINEN	Ch1 negative receive data	I	
—	7	7	RLINE1N			
—	22	14	RLINE2P	Ch2 positive receive data	I	
—	23	15	RLINE2N	Ch2 negative receive data	I	
—	—	22	RLINE3P	Ch3 positive receive data	I	
—	—	23	RLINE3N	Ch3 negative receive data	I	
10	—	—	TLINEP	Ch1 positive transmit data	O	
—	2	2	TLINE1P			
11	—	—	TLINEN	Ch1 negative transmit data	O	
—	3	3	TLINE1N			
—	18	10	TLINE2P	Ch2 positive transmit data	O	
—	19	11	TLINE2N	Ch2 negative transmit data	O	
—	—	18	TLINE3P	Ch3 positive transmit data	O	
—	—	19	TLINE3N	Ch3 negative transmit data	O	

Table 1-1. CX28331-1x Pin Definitions (2 of 6)

Pin #			Signal Name	Description	I/O/P	Notes
CX28331-1x	CX28332-1x	CX28333-1x				
Digital Data Pins						
54	—	—	RPOS/ RNRZ	Ch1 receive Positive rail or NRZ data	0	Resynchronized receive data intended to be strobed out by the corresponding RCLK. When ENDECDIS = 1, these outputs are positive and negative AMI data (RPOS and RNEG).
—	68	68	RPOS1/ RNRZ1			
55	—	—	RNEG/ RLCV	Ch1 receive Negative rail or line code violation	0	When ENDECDIS = 0, these outputs are decoded NRZ data (RNRZ) and line code violation (RLCV). A line code violation is indicated when RLCV = 1.
—	69	69	RNEG1/ RLCV1			
—	33	54	RPOS2/ RNRZ2	Ch2 receive Positive rail or NRZ data	0	See notes on the ENDECDIS pin in the Control Signals section.
—	32	55	RNEG2/ RLCV2	Ch2 receive Negative rail or line code violation	0	
—	—	33	RPOS3/ RNRZ3	Ch3 receive Positive rail or NRZ data	0	
—	—	32	RNEG3/ RLCV3	Ch3 receive Negative rail or line code violation	0	
53	—	—	RCLK	Receive clock Ch1	0	Recovered clock for each channel receiver, intended for strobing the corresponding RDAT into the following framer or logic.
—	67	67	RCLK1			
—	34	53	RCLK2	Receive clock Ch2	0	
—	—	34	RCLK3	Receive clock Ch3	0	
49	—	—	TPOS/ TNRZ	Ch1 transmit Positive rail or NRZ data	I	Synchronized transmit data intended to be strobed in by the corresponding TCLK.
—	63	63	TPOS1/ TNRZ1			
48	—	—	TNEG/ NC	Ch1 transmit Negative rail or no connect data	I	When ENDECDIS = 1, these inputs are expected to be positive and negative AMI data (TPOS and TNEG).
—	64	64	TNEG1/ NC1			
—	38	49	TPOS2/ TNRZ2	Ch2 transmit Positive or NRZ data	I	When ENDECDIS = 0, these inputs are expected to be uncoded NRZ data (TNRZ) and no connects (NC). See notes on the ENDECDIS pin in the Control Signals section.
—	37	48	TNEG2/ NC2	Ch2 transmit Negative rail or no connect data	I	
—	—	38	TPOS3/ TNRZ3	Ch3 transmit Positive or NRZ data	I	
—	—	37	TNEG3/ NC3	Ch3 transmit Negative rail or no connect data	I	

Table 1-1. CX2833i-1x Pin Definitions (3 of 6)

Pin #			Signal Name	Description	I/O/P	Notes
CX28331-1x	CX28332-1x	CX28333-1x				
50	—	—	TCLK	Transmit clock Ch1	I	Transmit bit clock input for strobing with transmit data into the CX2833i.
—	62	62	TCLK1			
—	39	50	TCLK2			
—	—	39	TCLK3	Transmit clock Ch3	I	
52	—	—	RLOS	Loss of signal Ch1	0	Loss Of Signal (LOS) indication for each channel, as determined by insufficient pulse density. Signal loss detected when RLOS = 1. An LOS will be asserted when 175 ± 75 0s occur in a row and deasserted when the pulse density is between 28% and 33% (DS3/STS-1) (i.e., a 1s density).
—	66	66	RLOS1			
—	35	52	RLOS2	Loss of signal Ch2		
—	—	35	RLOS3	Loss of signal Ch3	0	
Control Signals						
59	59	59	ENDECDIS	Encoder/decoder disable (for all channels)	I	1 = Dual rail pulse coded data format. Input transmit data pins TPOS, TNRZ, TNEG and NC are interpreted as TPOS and TNEG (encoded positive and negative rail data). Output receive data pins RPOS and RNRZ, and RNEG and RLCV are interpreted as RPOS and RNEG, with RPOS having a positive pulse in place of every positive AMI pulse and RNEG having a negative pulse in place of every negative AMI pulse. 0 = NRZ format. Transmit data pins TPOS and TNEG are interpreted as TNRZ and NC (not connected). Receive data pins RPOS and RNEG are interpreted as RNRZ and RLCV. In this mode, all line code violations are reported as active high on RLCV.
51	—	—	TAIS	Transmit Ch1 AIS mode enable	I	Transmission of Alarm Indication Signal (AIS) for a given channel. Replace transmit data with AIS signal. The AMI form of AIS supported is alternating 1s. (+1, -1, +1, -1, +1, ...) Looping takes precedence over AIS. 1 = AIS mode enabled 0 = AIS mode disabled
—	61	61	TAIS1			
—	40	51	TAIS2			
—	—	40	TAIS3	Transmit Ch3 AIS mode enable	I	

Table 1-1. CX2833i-1x Pin Definitions (4 of 6)

Pin #			Signal Name	Description	I/O/P	Notes
CX28331-1x	CX28332-1x	CX28333-1x				
43	43	43	E3MODE	E3MODE	I	When the pin is set to high, it enables the E3 mode on all channels, instead of the DS3/STS-1 mode. This also changes the pulse shaper to E3 mode and overrides all LBO pins. It also changes the encoder/decoder from B3ZS mode to HDB3 mode. 1 = E3 mode 0 = DS3/STS-1 mode
44	—	—	LBO	Transmit line Ch1 build-out mode	I	Line build-out mode per channel, based on the length of cable on the transmit side of the cross-connect block. This bit is overridden and the pulse shaper is disabled (no pulse shaping) if E3MODE = 1. 1 = Inserts line build-out into the transmit channel. Usually used when the transmit cable is less than 350 feet in length. 0 = Line build-out bypassed (not inserted). Usually used when the transmit cable is greater than 350 feet in length.
—	72	72	LB01			
—	29	44	LBO2	Transmit line Ch2 build-out mode	I	
—	—	29	LBO3	Transmit line Ch3 build-out mode	I	
56	—	—	LLOOP	Local loopback enable Ch1	I	Local loopback enable per channel. The transmit data is looped back immediately from the encoder to the decoder in place of the received data. 1 = local loopback enabled 0 = local loopback disabled
—	74	74	LLOOP1			
—	27	56	LLOOP2	Local loopback enable Ch2	I	
—	—	27	LLOOP3	Local loopback enable Ch3	I	
57	—	—	RLOOP	Remote loopback enable Ch1	I	Remote loopback enable per channel. The receive data, retimed after clock recovery, is looped back into the AMI generator in place of the transmit data. 1 = remote loopback enabled 0 = remote loopback disabled
—	75	75	RLOOP1			
—	26	57	RLOOP2	Remote loopback enable Ch2	I	
—	—	26	RLOOP3	Remote loopback enable Ch3	I	
45	—	—	XOE	Transmit output enable Ch1	I	Transmit output enable per channel. 1 = transmit line output driver enabled 0 = transmit output driver set to high impedance state
—	71	71	XOE1			
—	30	45	XOE2	Transmit output enable Ch2	I	
—	—	30	XOE3	Transmit output enable Ch3	I	


Table 1-1. CX2833i-1x Pin Definitions (5 of 6)

Pin #			Signal Name	Description	I/O/P	Notes
CX28331-1x	CX28332-1x	CX28333-1x				
46	—	—	REQH	Ch1 Receive High EQ Gain Enable	I	The equalizer in the CX2833i has two gain settings. The higher gain setting is designed to optimally equalize a nominally-shaped (meets the pulse template), pulse-driven DS3 or STS-1 waveform that is driven through 0–900 feet of cable. Square-shaped pulses such as E3 or DS3-HIGH require less high-frequency gain and should use the low EQ gain setting. REQH = 1 high EQ gain (DS3/STS-1 modes) REQH = 0 low EQ gain (E3/DS3 Square Modes)
—	70	70	REQH1			
—	31	46	REQH2	Ch2 Receive High EQ Gain Enable		
—	—	31	REQH3	Ch3 Receive High EQ Gain Enable	I	
Power/Ground						
12	—	—	TVDD	TX power Ch1	P	Power pins for transmit circuitry per channel (3.3 V).
—	4	4	TVDD1			
—	20	12	TVDD2	TX power Ch2	P	
—	—	20	TVDD3	TX power Ch3	P	
9	—	—	TVSS	TX ground Ch1	P	Ground pins for transmit circuitry per channel.
—	1	1	TVSS1			
—	17	9	TVSS2	TX ground Ch2	P	
—	—	17	TVSS3	TX ground Ch3	P	
13	—	—	RVDD	RX power Ch1	P	Power pins for receive circuitry per channel (3.3 V).
—	5	5	RVDD1			
—	21	13	RVDD2	RX power Ch2	P	Connect to 3.3 V power.
—	—	21	RVDD3	RX power Ch3	P	
16	—	—	RVSS	RX ground Ch1	P	Ground pins for receive circuitry per channel.
—	8	8	RVSS1			
—	24	16	RVSS2	RX ground Ch2	P	Connect to ground.
—	—	24	RVSS3	RX ground Ch3	P	
60	60	60	DVDDC	Digital core power	P	Digital core power for all channels (3.3 V).
41	41	41	DVSSC	Digital core ground	P	Digital core ground for all channels.
79	79	79	VGG	5 V/3.3 V ESD pin ⁽¹⁾	P	5 V supply for 5 V-tolerant, digital pad ESD diodes. No static power is drawn from pin.
73	73	73	DVDDIO	Digital I/O power	P	Connect to 3.3 V digital power.
28	28	28	DVSSIO	Digital ground	P	Digital ground.

Table 1-1. CX2833i-1x Pin Definitions (6 of 6)


Pin #			Signal Name	Description	I/O/P	Notes
CX28331-1x	CX28332-1x	CX28333-1x				
4, 5, 20, 21	12, 13	—	VDD	Power	P	Connect to 3.3 V power.
1, 8, 17, 24	9, 16	—	VSS	Ground	P	Connect to ground.
Miscellaneous						
58	—	—	$\overline{\text{PD}}$	Power down for Ch1	I	Power down transceiver channel 0 = Power down channel (off) 1 = Channel active (on)
—	76	76	$\overline{\text{PD1}}$			
—	25	58	$\overline{\text{PD2}}$	Power down for Ch2	I	Note: A special power-down mode exists when all three PDBs are set low. This special mode shuts off the entire chip (including biasing). This is useful for static I _{dd} testing.
—	—	25	$\overline{\text{PD3}}$	Power down for Ch3	I	
47	—	—	REFCLK	Reference clock for Ch1	I	
—	65	65	REFCLK1	Reference clock for Ch2	I	Reference clock from off-chip. This clock should be set to one of the following: <ul style="list-style-type: none"> • E3 rate (34.368 MHz) • DS3 rate (44.736 MHz) • STS-1 rate (51.84 MHz) The clock rate should correspond to the mode of operation that has been chosen for the channel.
—	36	47	REFCLK2			
—	—	36	REFCLK3			
80	80	80	RBIAS	Bias resistor	O	A 12.1 k Ω \pm 1% resistor tied from this pin to ground provides the current reference to the entire chip. ⁽²⁾
78	78	78	Reset	Reset	I/O	Asynchronous reset (reset entire device).
77	77	77	GPD	Global Power down	I/O	Power down (Static I _{dd} testing). 0 = Power down disable 1 = Power down active
2, 3, 6, 7, 18, 19, 22, 23, 25, 26, 27, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 42, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 74, 75, 76	10, 11, 14, 15, 42, 44–58	42	NC	No connect	—	Not connected.
NOTE(S):						
(1) This pin should be connected to 3.3 V in an all-3.3 V design.						
(2) Placing a capacitor from this pin to ground may result in instabilities.						
3. All digital input pins contain a 75 k Ω pull-down resistor from input to DVSS.						

Figure 1-4. CX28331-3x Pin Diagram




100985_015

Figure 1-5. CX28332-3x Pin Diagram



100985_016

Figure 1-6. CX28333-3x Pin Diagram



100985_006

Table 1-2. CX28331-3x Pin Definitions (1 of 8)

Pin #			Signal Name	Description	I/O/P	Notes
CX28331-3x	CX28332-3x	CX28333-3x				
Coaxial Line Pins						
17	—	—	RLINEP	Ch1 positive receive data	I	Differential inputs for each channel from its respective receive coax line. The RX expects balanced differential inputs, usually achieved using a 1:1 transformer. The inputs are internally DC biased to 1.9 V.
—	7	7	RLINE1P			
18	—	—	RLINEM	Ch1 negative receive data	I	
—	8	8	RLINE1M			
—	27	17	RLINE2P	Ch2 positive receive data	I	
—	28	18	RLINE2M	Ch2 negative receive data	I	
—	—	27	RLINE3P	Ch3 positive receive data	I	
—	—	28	RLINE3M	Ch3 negative receive data	I	
12	—	—	TLINEP	Ch1 positive transmit data	O	
—	2	2	TLINE1P			
13	—	—	TLINEM	Ch1 negative transmit data	O	
—	3	3	TLINE1M			
—	22	12	TLINE2P	Ch2 positive transmit data	O	
—	23	13	TLINE2M	Ch2 negative transmit data	O	
—	—	22	TLINE3P	Ch3 positive transmit data	O	
—	—	23	TLINE3M	Ch3 negative transmit data	O	

Table 1-2. CX2833i-3x Pin Definitions (2 of 8)

Pin #			Signal Name	Description	I/O/P	Notes
CX28331-3x	CX28332-3x	CX28333-3x				
Digital Data Pins						
69	—	—	RPOS/ RNRZ	Ch1 receive Positive rail or NRZ data	0	Resynchronized receive data intended to be strobed out by the corresponding RCLK. When ENDECDIS = 1, these outputs are positive and negative AMI data (RPOS and RNEG).
—	84	84	RPOS1/ RNRZ1			
70	—	—	RNEG/ RLCV	Ch1 receive Negative rail or line code violation	0	When ENDECDIS = 0, these outputs are decoded NRZ data (RNRZ) and line code violation (RLCV). A line code violation is indicated when RLCV = 1.
—	85	85	RNEG1/ RLCV1			
—	41	69	RPOS2/ RNRZ2	Ch2 receive Positive rail or NRZ data	0	See notes on the ENDECDIS pin in the Control Signals section.
—	40	70	RNEG2/ RLCV2	Ch2 receive Negative rail or line code violation	0	
—	—	41	RPOS3/ RNRZ3	Ch3 receive Positive rail or NRZ data	0	
—	—	40	RNEG3/ RLCV3	Ch3 receive Negative rail or line code violation	0	
68	—	—	RCLK	Receive clock Ch1	0	Recovered clock for each channel receiver, intended for strobing the corresponding RDAT into the following framer or logic.
—	83	83	RCLK1			
—	42	68	RCLK2	Receive clock Ch2	0	
—	—	42	RCLK3	Receive clock Ch3	0	

Table 1-2. CX2833i-3x Pin Definitions (3 of 8)

Pin #			Signal Name	Description	I/O/P	Notes
CX28331-3x	CX28332-3x	CX28333-3x				
61	—	—	TPOS/ TNRZ	Ch1 transmit Positive rail or NRZ data	I	Synchronized transmit data intended to be strobed in by the corresponding TCLK. When ENDECDIS = 1, these inputs are expected to be positive and negative AMI data (TPOS and TNEG). When ENDECDIS = 0, these inputs are expected to be uncoded NRZ data (TNRZ) and no connects (NC). See notes on the ENDECDIS pin in the Control Signal section.
—	78	78	TPOS1/ TNRZ1			
60	—	—	TNEG/ NC	Ch1 transmit Negative rail or no connect data	I	
—	79	79	TNEG1/ NC1			
—	47	61	TPOS2/ TNRZ2	Ch2 transmit Positive or NRZ data	I	
—	46	60	TNEG2/ NC2			
—	—	47	TPOS3/ TNRZ3	Ch3 transmit Positive or NRZ data	I	
—	—	46	TNEG3/NC3			
62	—	—	TCLK	Transmit clock Ch1	I	Transmit bit clock input for strobing with transmit data into the CX2833i.
—	77	77	TCLK1			
—	48	62	TCLK2	Transmit clock Ch2	I	
—	—	48	TCLK3	Transmit clock Ch3	I	
67	—	—	RLOS	Loss of signal Ch1	0	Loss Of Signal (LOS) indication for each channel, as determined by insufficient pulse density. Signal loss detected when RLOS = 1. An LOS will be asserted when 175 ± 75 0s occur in a row and deasserted when the pulse density is between 28% and 33% (DS3/STS-1) (i.e., a 1s density).
—	82	82	RLOS1			
—	43	67	RLOS2	Loss of signal Ch2	0	
—	—	43	RLOS3	Loss of signal Ch3	0	

Table 1-2. CX28331-3x Pin Definitions (4 of 8)

Pin #			Signal Name	Description	I/O/P	Notes
CX28331-3x	CX28332-3x	CX28333-3x				
Control Signals						
74	74	74	ENDECDIS	Encoder/decoder disable (for all channels)	I	1 = Dual rail pulse coded data format. Input transmit data pins TPOS, TNRZ, TNEG and NC are interpreted as TPOS and TNEG (encoded positive and negative rail data). Output receive data pins RPOS and RNRZ, and RNEG and RLCV are interpreted as RPOS and RNEG, with RPOS having a positive pulse in place of every positive AMI pulse and RNEG having a negative pulse in place of every negative AMI pulse. 0 = NRZ format. Transmit data pins TPOS and TNEG are interpreted as TNRZ and NC (not connected). Receive data pins RPOS and RNEG are interpreted as RNRZ and RLCV. In this mode, all line code violations are reported as active high on RLCV.
63	—	—	TAIS	Transmit Ch1 AIS mode enable	I	Transmission of Alarm Indication Signal (AIS) for a given channel. Replace transmit data with AIS signal. The AMI form of AIS supported is alternating 1s. (+1, -1, +1, -1, +1, ...) Looping takes precedence over AIS. 1 = AIS mode enabled 0 = AIS mode disabled
—	76	76	TAIS1			
—	49	63	TAIS2			
—	—	49	TAIS3	Transmit Ch3 AIS mode enable	—	
53	53	53	E3MODE	E3MODE	I	When the pin is set to high, it enables the E3 mode on all channels, instead of the DS3/STS-1 mode. This also changes the pulse shaper to E3 mode and overrides all LBO pins. It also changes the encoder/decoder from B3ZS mode to HDB3 mode. 1 = E3 mode 0 = DS3/STS-1 mode
55	—	—	LBO	Transmit line Ch1 build-out mode	I	Line build-out mode per channel, based on the length of cable on the transmit side of the cross-connect block. This bit is overridden and the pulse shaper is disabled (no pulse shaping) if E3MODE = 1. 1 = Inserts line build-out into the transmit channel. Usually used when the transmit cable is less than 350 feet in length. 0 = Line build-out bypassed (not inserted). Usually used when the transmit cable is greater than 350 feet in length.
—	91	91	LBO1			
—	34	55	LBO2			
—	—	34	LBO3	Transmit line Ch3 build-out mode	I	

Table 1-2. CX28331-3x Pin Definitions (5 of 8)

Pin #			Signal Name	Description	I/O/P	Notes
CX28331-3x	CX28332-3x	CX28333-3x				
71	—	—	LLOOP	Local loopback enable Ch1	I	Local loopback enable per channel. The transmit data is looped back immediately from the encoder to the decoder in place of the received data. 1 = local loopback enabled 0 = local loopback disabled
—	93	93	LLOOP1			
—	32	71	LLOOP2	Local loopback enable Ch2	I	1 = local loopback enabled 0 = local loopback disabled
—	—	32	LLOOP3	Local loopback enable Ch3	I	
72	—	—	RLOOP	Remote loopback enable Ch1	I	
—	94	94	RLOOP1			
—	31	72	RLOOP2	Remote loopback enable Ch2	I	1 = remote loopback enabled 0 = remote loopback disabled
—	—	31	RLOOP3	Remote loopback enable Ch3	I	
56	—	—	XOE	Transmit output enable Ch1	I	
—	90	90	XOE1			
—	35	56	XOE2	Transmit output enable Ch2	I	
—	—	35	XOE3	Transmit output enable Ch3	I	
57	—	—	REQH	Ch1 Receive High EQ Gain Enable	I	The equalizer in the CX28331 has two gain settings. The higher gain setting is designed to optimally equalize a nominally-shaped (meets the pulse template), pulse-driven DS3 or STS-1 waveform that is driven through 0–900 feet of cable. Square-shaped pulses such as E3 or DS3-HIGH require less high-frequency gain and should use the low EQ gain setting. REQH = 1 high EQ gain (DS3/STS-1 modes) REQH = 0 low EQ gain (E3/DS3 Square Modes)
—	89	89	REQH1			
—	36	57	REQH2	Ch2 Receive High EQ Gain Enable	I	
—	—	36	REQH3	Ch3 Receive High EQ Gain Enable	I	
Power/Ground						
15	—	—	TVDD	TX power Ch1	P	Power pins for transmit circuitry per channel (3.3 V).
—	5	5	TVDD1			
—	25	15	TVDD2	TX power Ch2	P	
—	—	25	TVDD3	TX power Ch3	P	

Table 1-2. CX2833i-3x Pin Definitions (6 of 8)

Pin #			Signal Name	Description	I/O/P	Notes
CX28331-3x	CX28332-3x	CX28333-3x				
10	—	—	TVSS	TX ground Ch1	P	Ground pins for transmit circuitry per channel.
—	100	100	TVSS1			
—	20	10	TVSS2	TX ground Ch2	P	
—	—	20	TVSS3	TX ground Ch3	P	
16	—	—	RVDD	RX power Ch1	P	Power pins for receive circuitry per channel (3.3 V). Connect to 3.3 V power.
—	6	6	RVDD1			
—	26	16	RVDD2	RX power Ch2	P	
—	—	26	RVDD3	RX power Ch3	P	
19	—	—	RVSS	RX ground Ch1	P	Ground pins for receive circuitry per channel. Connect to ground.
—	9	9	RVSS1			
—	29	19	RVSS2	RX ground Ch2	P	
—	—	29	RVSS3	RX ground Ch3	P	
75	75	75	DVDDC	Digital core power	P	Digital core power for all channels (3.3 V).
51	51	51	DVSSC	Digital core ground	P	Digital core ground for all channels.
98	98	98	VGG	5 V/3.3 V ESD pin ⁽¹⁾	P	5 V supply for 5 V-tolerant, digital pad ESD diodes. No static power is drawn from pin.
92	92	92	DVDDIO	Digital I/O power	P	Connect to 3.3 V digital power.
33	33	33	DVSSIO	Digital ground	P	Digital ground.
5, 6, 25, 26	15, 16	—	VDD	Power	P	Connect to 3.3 V power.
9, 20, 29, 100	10, 19	—	VSS	Ground	P	Connect to ground.
Miscellaneous						
73	—	—	$\overline{\text{PD}}$	Power down for Ch1	I	Power down transceiver channel 0 = Power down channel (off) 1 = Channel active (on) Note: A special power-down mode exists when all three PDBs are set low. This special mode shuts off the entire chip (including biasing). This is useful for static I _{dd} testing.
—	95	95	$\overline{\text{PD1}}$			
—	30	73	$\overline{\text{PD2}}$	Power down for Ch2	I	
—	—	30	$\overline{\text{PD3}}$	Power down for Ch3	I	

Table 1-2. CX28331-3x Pin Definitions (7 of 8)

Pin #			Signal Name	Description	I/O/P	Notes
CX28331-3x	CX28332-3x	CX28333-3x				
58	—	—	REFCLK	Reference clock for Ch1	I	Reference clock from off-chip. This clock should be set to one of the following: <ul style="list-style-type: none"> • E3 rate (34.368 MHz) • DS3 rate (44.736 MHz) • STS-1 rate (51.84 MHz) The clock rate should correspond to the mode of operation that has been chosen for the channel.
—	81	81	REFCLK1			
—	44	58	REFCLK2			
—	—	44	REFCLK3	Reference clock for Ch3	I	
99	80	99	RBIAS	Bias resistor	0	A 12.1 kΩ ± 1% resistor tied from this pin to ground provides the current reference to the entire chip. ⁽²⁾
97	97	97	Reset	Reset	I/O	Asynchronous reset (reset entire device).
96	96	96	GPD	Global Power down	I/O	Power down (Static I _{dd} testing). 0 = Power down disable 1 = Power down active
11	—	—	TMONP	Ch1 positive input	I	Transmit monitor input pins are normally tied to their respective transmit line outputs, i.e., (TMON1P ⇒ TLINE1P and TMON1M ⇒ TLINE1M). Loss of signal outputs are active high when the monitor inputs detect no signal. The TX monitor test pin will assert all TLOS outputs when TMONST is high. This is used to test board level functionality downstream from the TLOS outputs.
—	1	1	TMON1P			
14	—	—	TMONM	Ch1 negative input	I	
—	4	4	TMON1M			
—	21	11	TMON2P	Ch2 positive input	I	
—	24	14	TMON2M	Ch2 negative input	I	
—	—	21	TMON3P	Ch3 positive input	I	
—	—	24	TMON3M	Ch3 negative input	I	
59	—	—	TLOS	TX loss of signal Ch1 Output	0	
—	80	80	TLOS1			
—	45	59	TLOS2	TX loss of signal Ch2 Output	0	
—	—	45	TLOS3	TX loss of signal Ch3 Output	0	
54	54	54	TMONST	TX monitor test pin	I	

Table 1-2. CX2833i-3x Pin Definitions (8 of 8)

Pin #			Signal Name	Description	I/O/P	Notes
CX28331-3x	CX28332-3x	CX28333-3x				
1-4, 7, 8, 21-24, 27, 28, 30-32, 34-50, 52, 64-66, 76-91, 93-95	11-14, 17-18, 37-39, 50, 52, 55-73, 86-88	37, 38, 39, 50, 64, 65, 66, 86, 87, 88	52	No connect	—	Not connected.
NOTE(S): (1) This pin should be connected to 3.3 V in an all-3.3 V design. (2) Placing a capacitor from this pin to ground may result in instabilities. 3. All digital input pins contain a 75 k Ω pull-down resistor from input to DVSS.						

2.0 Functional Description

2.1 Overview

CX28333 is a triple E3/DS3/STS-1 Line Interface Unit (LIU). It is the physical layer interface between the data framer (or other terminal-side equipment) and the electrical cable used for data transmission.

The CX28333 LIU consists of three independent data transceivers that can operate over type 734/728 coaxial cable at the rates of 34.368 Mbps (E3), 44.736 Mbps (DS3), and 51.84 Mbps (STS-1). The transmit side takes an NRZ or already-encoded dual rail input and encodes it into AMI B3ZS (for DS3/STS-1) or HDB3 (for E3) analog waveforms to be transmitted over the coaxial cable. The receiver side takes in the attenuated and distorted analog receive signal and equalizes, slices, and resynchronizes the signal before decoding it to the NRZ output or sending out a non-decoded dual rail.

CX28331 and CX28332 are single- and dual-E3/DS3/STS-1 LIUs, respectively. In all respects, their performance and features are identical to the CX28333.

The architecture of the CX28333i includes the following internal functions for each channel:

Transmitter:

- AMI B3ZS/HDB3 encoder
- pulse shaper
- line driver
- Alarm Indication Signal (AIS) insertion
- transmit monitor

Receiver:

- receive sensitivity
- Automatic Gain Control (AGC)
- receive equalizer
- Clock Recovery circuit
- Loss Of Signal (LOS) detector
- B3ZS/HDB3 decoder with bipolar violation detector
- data squelching

Additional Functions:


- bias generator
- power-on reset
- loopback MUXes

In addition, each channel has the ability to perform remote and local loopbacks. Figure 2-1 illustrates a typical application using the CX28333i in a channel.

External pins are provided to configure the various line rates and formats for each channel.

The CX28333i is used as a data transceiver over a coaxial cable that is up to 900 feet long (or up to 450 feet from the DSX) in an on-premise environment within any public or private networks which use these data rates.

Figure 2-1. Typical Application Of Single CX28333i Channel



2.2 Transmitter

This section describes the detailed operation of the various blocks in the CX28333i transmitter.

2.2.1 AMI B3ZS/HDB3 Encoder

ENDECDIS and the E3MODE pins configure the encoder mode.

When ENDECDIS = 0, the encoder is receiving non-encoded Nonreturn to Zero (NRZ) data on the TNRZ (TPOS) pin alone, and the NC (no connect) (TNEG) pin is ignored.

Data is encoded into a representation of a three-level B3ZS (E3MODE = 0) or HDB3 (E3MODE = 1) signal (conforming to the coding rules as specified in Appendix A) before going on to the pulse shaper in the form of two binary signals representing the positive and negative three-level pulses.

When ENDECDIS = 1, the encoder is disabled. The encoder passes already-encoded data over TPOS (TNRZ) and TNEG (NC) to the pulse shaper.


The transmit digital data is clocked into the chip via a rising TCLK edge, which must be equal to the symbol rate (line rate). A small delay added to the data provides a certain amount of negative data hold time.

2.2.2 Pulse Shaper

The pulse shaper converts the two digital (clocked) positive and negative pulses into a single analog three-level Alternate Mark Inversion (AMI) pulse. The pulses are in Return to Zero (RZ) format, meaning that all positive and negative pulses have a duration of the first half of the symbol period.

For the E3 rate (E3MODE = 1), the AMI pulse is a full-amplitude, square-shaped pulse with very little slope.

Figure 2-2. Pulse Shaper



100604_008


For DS3/STS-1 rates, a pulse-shaper block is used to shape the transmit waveform and reduce its high-frequency energy content. This ensures that the transmit pulse template is met at the cross-connect block, which follows 0–450 feet of transmit-side coaxial cable.

2.2.3 Line Driver

The differential line driver takes the filtered transmit waveform, increases it to the proper level, and drives it into the transmit magnetics. The two external discrete back-matching resistors ($36\ \Omega$) aid in line matching. The driver is presented with an approximately $150\ \Omega$ differential load. Driver gain accounts for the 6 dB gain loss in the back-matching resistors.

Figure 2-3 illustrates the Pulse/Power template measurement points for the various data rates.

Figure 2-3. Pulse Measurement Points



2.2.3.1 Transmit Pulse Mask Templates

Figure 2-4. Transmit Pulse Mask for DS3 Rates





Table 2-1. DS3 Transmit Template Specifications

Time Axis Range (UI)	Normalized Amplitude Equation
Upper Curve	
$-0.85 \leq T \leq -0.68$	0.03
$-0.68 \leq T \leq 0.36$	$0.03 + 0.5 \{1 + \sin[(\pi / 2)(1 + T / 0.34)]\}$
$0.36 \leq T \leq 1.4$	$0.08 + 0.407 e^{-1.84(T - 0.36)}$
Lower Curve	
$-0.85 \leq T \leq -0.36$	-0.03
$-0.36 \leq T \leq 0.36$	$-0.03 + 0.5\{1 + \sin[(\pi / 2)(1 + T / 0.18)]\}$
$0.36 \leq T \leq 1.4$	0.03

Figure 2-5. Transmit Pulse Mask for STS-1 Rates




100985_014

Table 2-2. STS-1 Transmit Template Specifications

Time Axis Range (T)	Normalized Amplitude Equation
Upper Curve	
$-0.85 \leq T \leq -0.68$	0.03
$-0.68 \leq T \leq 0.26$	$0.03 + 0.5\{1 + \sin[(\pi / 2)(1 + T / 0.34)]\}$
$0.26 \leq T \leq 1.4$	$0.1 + 0.61 e^{-2.4(T - 0.26)}$
Lower Curve	
$-0.85 \leq T \leq -0.38$	-0.03
$-0.38 \leq T \leq 0.36$	$-0.03 + 0.5\{1 + \sin[(\pi / 2)(1 + T / 0.18)]\}$
$0.36 \leq T \leq 1.4$	0.03

Figure 2-6. Transmit Pulse Mask for E3 Rate



100985_007


2.2.4 Alarm Indication Signal (AIS) Generator

When TAIS is asserted, an AIS replaces the transmit data at TPOS and TNEG. The E3 type of AIS signal (all 1s) is supported. In three-level signal form, this is a continuously alternating positive and negative pulse stream, as if the transmit data were a continuous string of logical 1s. Figure 2-7 illustrates the AIS signal.

The TAIS pin has the same data latency as the TX data pins and can be used to replace single symbols within a data stream. When the encoder is disabled (ENDECDIS = 1), the TAIS mode maintains the proper phase, based upon the polarity of the last 1 received.

The AIS signal follows the same path as the TX data during remote or local loopback.

Figure 2-7. AIS Signal



2.2.5 Transmit Monitor Block (CX2833i-3x Only)

The transmit monitor inputs (TMONP and TMONM) are designed to monitor the line driver outputs (TLINEP and TLINEM/N) for pulses and to assert a Loss Of Signal (TLOS) indicator when no output pulse has been detected for 32 TCLK periods. After TLOS is asserted, it will not deassert until a pulse is again detected. The transmit monitor is an independent function in which TMONP and TMONM must be externally connected to TLINEP and TLINEM/N, respectively. A special pin (TMONTST) is available for testing board-level functionality downstream from the TLOS outputs. When TMONST is high it will assert all TLOS channel outputs. TLOS outputs are active high when the monitor inputs do not detect a signal.

2.2.6 Jitter Generation (Intrinsic)

The CX2833i device meets the jitter generation requirements for various rates with large margins, with the condition that the input transmit clock (TCLK) is jitter-free. Data rates and jitter generation requirements are defined in the following documents:

- E3 rate—*ETSI TBR24, ITU-T 9.823*
- DS3 rate—*Bellcore Telecardia GR499, AT&T Accunet TR54014, ITU-T 9.824*
- STS-1 rate—*Bellcore Telecardia GR253*

2.3 Receiver

This section describes the detailed operation of the various blocks in the CX2833i receiver.

2.3.1 Receive Sensitivity

The receiver recovers data from the coaxial cable that is attenuated due to the frequency-dependent characteristics of the cable. In addition, the receiver compensates for the flat loss (across all frequencies) in the various electrical components and the variation in transmitted signal power.

The CX2833i device is able to recover data that has been attenuated by a maximum of 900 feet of coax having characteristics and attenuation consistent with *ANSI T1.102-1993*, Annex C, Figure C.2. This approximates the characteristics of AT&T type 734/728 cable; almost the same attenuation characteristic is achieved by one-half the length of AT&T type 735 cable.

2.3.2 AGC/VGA Block

The Variable Gain Amplifier (VGA) receives the AMI input signal from the coaxial cable. The VGA supplies flat gain (independent of frequency) to make up for various flat losses in the transmission channel and for loss at one-half the symbol rate that cannot be made up by the equalizer. The VGA gain is controlled by a feedback loop which senses the amplitude of the equalizer output, acting to servo this amplitude for optimal slicing.

2.3.3 Receive Equalizer

The receive equalizer receives the differential signal from a VGA and acts to boost the high frequency content of the signal to reduce inter-symbol interference (ISI) to the point that correct decisions can be made by the slicer with a minimum of jitter in the recovered data.

The REQH pin is provided to allow lower amounts of equalization (shorter equivalent cable lengths) for cases where a square-shaped pulse (that does not meet the DS3/STS-1 standards) is transmitted to the receiver. A square-shaped input has a much larger high-frequency content and could have overshoots at the EQ output high enough to cause bit errors. Setting REQH = 0 will lower the gain and reduce the amount of overshoot.

2.3.4 The PLL Clock Recovery Circuit

The clock recovery circuit (RX PLL) extracts the embedded clock from the sliced data and provides this clock and the retimed data to the decoder (data mode).

Upon startup (after the internal reset is deasserted), the RX PLL uses a reference clock (REFCLK, running at the symbol rate) and a phase-frequency detector to lock to the correct data rate (reference mode). During reference mode, the data outputs are squelched (set to 0). The RX PLL is kept in reference mode until a valid input is detected.

2.3.5 Loss Of Signal (LOS) Detector

The Receive Loss Of Signal (RLOS) is a digital function which monitors the retimed data from the clock recovery block. The AMI data is checked for a continuous run of zeroes. When a continuous run of 128 ± 1 consecutive zeroes occurs, the RLOS signal is asserted. After the RLOS signal is asserted, a 1s count is made on every block of 128 AMI symbols. The RLOS signal is deasserted when the 1s count within a block of 128 symbols is at least:

B3ZS: Minimum 1s density = 39 ± 1 count out of 128 (~30.5%)

HDB3: Minimum 1s density = 29 ± 1 count out of 128 (~22.7%)

The RLOS detector will always monitor the cable-side RX inputs. The detector is not affected by the state of remote or local looping.

2.3.6 B3ZS/HDB3 Decoder With Bipolar Violation Detector

In the CX28333i device, when ENDECDIS = 0 (encoder/decoder enabled), the decoder takes the output from the clock recovery circuit and decodes the data (HDB3 or B3ZS) into a single retimed NRZ data signal. The data signal is then sent out of the CX28333i over the RNRZ (RPOS) pin. Any detected Line Code Violations (LCV) are sent out over the corresponding RLCV (RNEG) pin. The RLCV pin is asserted for one symbol period at the time the violation appears on the RX output pin (RNRZ).

The following shows data sequence criteria for LCV; violations are indicated in bold text. A valid bipolar pulse is indicated by a B. A bipolar violation (non-alternating positive or negative) pulse is indicated by a V.

- Excessive zeros: 0, 0, 0, **0** (HDB3) or 0, 0, **0** (B3ZS). These violations are passed on as 0 data on the RNRZ pin.
- Bipolar violation: B, 0, **V** (i.e., +1, 0, +1 or -1, 0, -1 for HDB3) B, **V** (B3ZS and HDB3). These violations are passed on as 1 data on the RNRZ pin.
- Coding violation: 0, 0, **V** (HDB3) or 0, **V** (B3ZS) with an even number of Bs since the last valid 0 substitution V (follows coding rule). These violations are passed on as 0 data on the RNRZ pin.

The even/odd counter (used to count the number of Bs between Vs) will count a bipolar violation as a B. A coding violation or a valid 0 substitution resets the counter.

When ENDECDIS = 1, the decoder is disabled, and the retimed slicer outputs are sent out over RPOS (RNRZ) and RNEG (RLCV) pins. These outputs are then decoded by the Framer or other downstream device. Line code violations are not detected in this mode of operation. The decoder is configurable for either:

- E3 mode using HDB3 coding (E3MODE = 1)
- DS3/STS-1 mode using B3ZS coding (E3MODE = 0)

The receiver digital data outputs are centered on the rising edge of RCLK (see Section 2.9).

2.3.7 Data Squelching

A counter in the receiver keeps track of the number of consecutive symbol periods without a valid data pulse. When 128 or more 0s in a row are counted, the receiver assumes that it has lost the signal and resets itself to try and regain the signal. While the receiver is reacquiring the signal, the clock recovery block locks to the reference clock and the data squelching is achieved by forcing the data bits to zero. The data squelching is true in both NRZ and dual rail mode. When the input signal has been properly amplified and equalized, the clock recovery PLL will then switch to the incoming data.

2.4 Jitter Tolerance


The CX2833i receiver is able to tolerate a specified amount of high-frequency jitter in the received signal while providing error-free operation (generally defined as a bit error rate of less than 10^{-9}). The specifications (illustrated in Figure 2-9) for jitter tolerance are discussed in the following documents:

- E3 rate – *ITU-T G.823* and *ETSI TBR24* contain frequency masks for input jitter tolerance.

NOTE: To meet jitter transfer requirements for loop-timed operation, an external jitter attenuator is required. The jitter attenuator lessens jitter from the receive clock.

- DS3 rate – *ITU-T G.823* and *Bellcore GR499* specify jitter tolerance frequency masks for Category I and Category II interfaces.
- STS-1 rate – *Bellcore GR253* specifies a jitter tolerance. It is noted that the STS-1 jitter tolerance differs from DS3 requirements only for Category II interfaces.

Figure 2-8. Minimum Jitter Tolerance Requirement



100604_014

2.4.1 Jitter Transfer


The receiver must meet certain jitter transfer specifications between the input and output jitter as a function of frequency. These specifications are only intended to be met with the use of a jitter attenuator. Because the CX2833i does not contain a jitter attenuator, one will have to be supplied externally. For reference purposes, the specifications are discussed in the following documents and shown in Figure 2-9.

E3 rate—Assume the same as DS3.

DS3 rate—Bellcore *GR499*, section 7.3.2 and figures 7-3, 7-4, and 7-5, defines and describes DS3 jitter transfer.

STS-1 rate—Bellcore *GR253*, section 5.6.2.1, defines and describes jitter transfer for the STS-1 rate.

Figure 2-9. Maximum Jitter Transfer Curve Requirement



2.5 Additional CX2833i Functions

2.5.1 Bias Generator

To achieve good isolation between the channels, each channel utilizes an independent power and ground to both transmit and receive. Additionally, each channel has its own band gap voltage reference. Because only one external resistor for current generation exists, only one band gap voltage can be used. The band gap from Ch1 has been chosen for this task.

The 12.1 k Ω external resistor from pin RBIAS to ground, is specified to have a tolerance of $\pm 1\%$. This helps to keep tighter control on power dissipation and circuit performance.

NOTE: Capacitance should be kept to a minimum on the RBIAS pin.

2.5.2 Power-On Reset (POR)

A POR function is provided in the CX2833i device to ensure all of the resettable digital logic and analog control lines are starting from a known state. This circuit uses a fixed RC timer ($\sim 1\mu\text{s}$); additionally, 128 clocks from REFCLK are counted (after the RC timer has timed-out) before reset is deasserted, which begins timing after a minimum supply voltage is reached (see Table 2-4).

2.5.3 Loopback Multiplexers (MUXes)


Two loopback MUXes per channel in the CX2833i allow for local loopback (terminal or framer side), remote loopback (cable side), or both (the AIS signal follows the same path as the transmit data during loopback). The RLOS signal monitors the RX cable inputs irrespective of any loopback.

In remote loopback, set by asserting pin RLOOP high, the receive data (retimed after clock recovery but not decoded) loops back into the pulse shaper in place of the transmit data. Additionally, this data sent out the RPOS, RNEG, and RCLK pins.

In local loopback, set by asserting pin LLOOP, the transmit data loops back immediately from the encoder output to the decoder input in place of the received data. Additionally, this data is sent out the TLINEP and TLINEM/N pins.


2.6 Mechanical Specifications

Figure 2-10. CX28331-1x Mechanical Drawing (80-Pin)—Dimensions



100985_008

Figure 2-11. CX2833i-3x Mechanical Drawing (100-Pin)—Dimensions



100985_008a

2.7 Electrical Characteristics

2.7.1 Absolute Maximum Ratings

Table 2-3. Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit
DVDDC/ RVDD/ TVDD/ VDD	Power Supply Voltage	-0.3	6	V
V_I	Voltage on Any Signal Pin	-1.0	VGG + 0.3 V	V
T_{ST}	Storage Temperature	-40	125	°C
T_{VSOL}	Vapor Phase Soldering Temperature (1 min.)	—	220	°C
θ_{JA}	Thermal Resistance (Still air, socketed)	—	40	°C/W
θ_{JA}	Thermal Resistance (Still air, soldered)	—	24	°C/W
θ_{Jc}	—	—	7.40	°C/W
FIT	Failures in time @ 89,000 device hours, temperature of 55 °C, 0 failures.	—	313	fits
<p>NOTE(S):</p> <p>1. Stresses above those listed as absolute maximum ratings may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions beyond those indicated in the other sections of this document is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.</p>				

2.7.2 Recommended Operating Conditions

Table 2-4 specifies various operating conditions, power supplies, and the bias resistor.

Table 2-4. Recommended Operating Conditions

Parameter	Conditions	Min	Nom	Max	Unit
Power supply voltage	DVDDC, RVDD, TVDD, VDD	3.135	3.3	3.465	V
ESD voltage ⁽¹⁾	VGG	3.135	5	5.5	V
Power dissipation (CX28333)	Total chip	—	0.83	1.0	W
Power dissipation (CX28332)	Total chip	—	—	0.8	W
Power dissipation (CX28331)	Total chip	—	—	.450	W
External bias resistor	Pin RBIAS to GND; $\pm 1\%$	11.98	12.1	12.22	k Ω
NOTE(S): ⁽¹⁾ With 5 V logic input, VGG should be tied to 5 V. With 3.3 V logic input, VGG should be tied to 3.3 V.					

2.8 DC Characteristics

Table 2-5. DC Characteristics


Parameter	Conditions	Min	Nom	Max	Unit
V_{ih} high threshold	Digital inputs	2.0	—	VGG + 0.3	V
V_{il} low threshold	Digital inputs	-0.3	—	0.8	V
V_{oh} high threshold	Digital outputs, $I_{oh} = -4$ mA	2.4	—	—	V
V_{ol} low threshold	Digital outputs, $I_{ol} = 4$ mA	—	—	0.4	V
I_{LEAK}	$0\text{ V} \leq \text{digital Vin} \leq \text{VGG}$	-10	—	200	μA
Input capacitance	—	—	—	10	pF
Load capacitance	Digital outputs	—	—	15	pF
<p>NOTE(S):</p> <ol style="list-style-type: none"> The digital inputs of CX2833i are TTL 5 V compliant. These inputs are diode protected to DVDDIO and DVSSIO pins. Additionally, all of the CX2833i digital inputs contain 75 kΩ pull-down resistors. The digital outputs of CX2833i are also TTL 5 V compliant. However, these outputs will not drive to 5 V, nor will they accept 5 V external pull-ups. The output is DVDDC (3.3 V). 					

2.9 AC Characteristics

Table 2-6. AC Characteristics (Logic Timing)

Parameter	Conditions	Min	Nom	Max	Unit
Tosym, Tisym RCLK and TCLK	E3 DS-3 STS-1	—	29.10 22.35 19.29	—	ns ns ns
Clock Duty Cycle	Towidth/Tosym, RCLK	45	—	55	%
	Tiwidth/Tisym, TCLK	40	—	60	%
	Tiwidth/Tisym, REFCLK	40	—	60	%
Todelay	—	—	—	3	ns
Tisetaup	TPOS/TNRZ, TNEG, TAIS	4	—	—	ns
Tihold	TPOS/TNRZ, TNEG, TAIS	0	—	—	ns
<p>NOTE(S):</p> <ol style="list-style-type: none"> 1. The description applies to the DS3, E3, and STS-1 clock rates and other parameters such as pulse width, set-up time, hold time, and duty cycle. 2. The timing diagram, illustrated in Figure 2-12, describes the logical relationship between various clock and data signals, and parameter values. 					

Figure 2-12. Timing Diagram



100604_016

3.0 Applications

The CX28331/CX28332/CX28333 can be used in a variety of applications.

Figure 3-1 illustrates an example of three DS3 lines being terminated by the CX28333. The data and clock are extracted and passed on to the framer chip for further data manipulation and user interface.

It is important to employ high-frequency design techniques for the printed board layout.

3.1 *PCB Design Considerations for CX2833i*

The CX28333 device is a triple LIU operating at frequencies up to 52.84 MHz. The high-speed nature of the device calls for a careful design of the PCB using this device. Some design considerations are outlined below.

3.1.1 Power Supply and Ground Plane

A unified power plane with properly placed capacitors of the correct size will mitigate most power rail-related voltage transients. A properly placed bulk capacitor, where the power enters the board, with noise-bypassing capacitors at the power pins on the integrated circuits should be adequate. The noise-bypassing capacitors must be able to supply all the switching current.

Ferrite beads are used with power rails to filter the high-frequency noise. For every design, noise frequencies and levels are different. Therefore, whether beads are necessary, and the effective frequency where they should operate, is difficult to determine. It is a good idea to provision for ferrite beads on the boards.

The board trace from the CX28333 power supply pin to the noise-bypassing capacitor should be minimized. Additionally, ground connections from the ground plane to the CX28333 ground pins and the noise-bypassing capacitor ground pins should be minimized.

A unified ground plane is the best way to minimize ground impedance. Most of the ground noise is produced by the return currents and power supply transients during switching. This effect is minimized by reducing the ground plane impedance.

3.1.2 Impedance Matching

It is critical that traces around the transformers and matching resistors be kept to a minimum length and, in the following cases, the trace impedance be matched to 75 Ω with a $\pm 10\%$ tolerance:

- The impedance from the BNC connector to the transformer
- The impedance from the transformer to the matching resistors

3.1.3 Other Passive Parts

The reference design uses the Pulse T3001 extended temperature range 1:1 transformer for the coupling of the BNC connector to the device.

The ferrite beads used to decouple the receive- and transmit-VDD pins on all analog input VDD pins are type 2508056017Y0 from Fair-Rite Products Corporation. The bulk capacitor used for where the power enters the board should be a tantulum-type capacitor, the recommended value and type is a 220 μf tantulum capacitor.


3.1.4 IBIS Models

IBIS (Input/Output Buffer Interface Specification) models for the CX28331/CX28332/CX28333-1x and -3x are available from Conexant's web site (www.conexant.com).

3.1.5 Recommended Vendors

America Address:	Product: Transformers	Product: Ferrite Beads
	Pulse Corporate Office 12220 World Trade Drive San Diego, CA 92128	Fair-Rite Products Corp. P.O. Box J One Commercial Row Wallkill, NY 12589
Telo:	858-674-8100	Telo: 914-895-2055
Fax:	858-674-8262	Web site: www.Fair-Rite.com
Northern Asia	Pulse 3F-4, No. 81, Sec. 1 Hsin Tai Wu Road Hsi-Chih Tapei Hsien, Taiwan R.O.C.	
Telo:	886-2-26980228 886-2-26980948	Product: Crystals
Northern Europe	Pulse 1S2 Huxley Road The Surrey Research Park Guildford, Surrey GU2 5RE United Kingdom	Crystek Corp. 12730 Commonwealth Drive Fort Myers, FL 33913
Telo:	44-1483-401700	Telo: 800-237-3061
Fax:	44-1483-401701	Fax: 941-561-1025
		E-mail: sales@crystek.com
		Web site: www.crystek.com

Figure 3-1.



NOTE(S):

1. All transformers are part number T3001 from Pulse Technology. See Recommended Vendors, Section 3.1.5.
2. TMONP and TMONM are only available on the CX28333i-3x device and are denoted by dotted lines.

Appendix A

A.1 Applicable Standards

The applicable standards documents are as follows:

- *ANSI T1.102-1993* (DS3 and STS-1 standard)
- *ANSI T1.404a-1996* (DS3 metallic interface)
- *ITU Recommendation G.703* (DS3 and E3 standard)
- *ITU Recommendation G.823 and G.824* (jitter and wander)
- *Bellcore GR499*, Issue 1, 12/89 (formerly *TR-TSY-000499*) (DS3 and STS-1 requirements)
- *Bellcore GR253*, Issue 2, 12/91 (formerly *TA-NWT-000253*) (STS-1 requirements and jitter)
- *Bellcore TR-TSY-000191*, Issue 1, 5/86 (AIS and LOS)
- *ETSI TBR24 and TBR25* (E3 terminal equipment interface)
- *ETSI ETS 300 686 and ETS 300 687* (E3 standard)
- *AT&T Technical Reference TR54014*, May 1992 (Accunet Interface Specification for DS-3 jitter only)

Appendix B

B.1 Evaluation Module Schematic

Figure B-1. Recommended Schematic for the CX28331-1x Device




Figure B-2. Recommended Schematic for the CX28331-3x Device (1 of 2)





Figure B-3. Recommended Schematic for the CX28331-3x Device (2 of 2)



100985_011



Further Information:
literature@conexant.com
1-800-854-8099 (North America)
33-14-906-3980 (International)

Web Site
www.conexant.com

World Headquarters
Conexant Systems, Inc.
4311 Jamboree Road,
P.O. Box C
Newport Beach, CA 92658-8902
Phone: (949) 483-4600
Fax: (949) 483-6375

U.S. Florida/South America
Phone: (727) 799-8406
Fax: (727) 799-8306

U.S. Los Angeles
Phone: (805) 376-0559
Fax: (805) 376-8180

U.S. Mid-Atlantic
Phone: (215) 244-6784
Fax: (215) 244-9292

U.S. North Central
Phone: (630) 773-3454
Fax: (630) 773-3907

U.S. Northeast
Phone: (978) 692-7660
Fax: (978) 692-8185

U.S. Northwest/Pacific West
Phone: (408) 249-9696
Fax: (408) 249-7113

U.S. South Central
Phone: (972) 733-0723
Fax: (972) 407-0639

U.S. Southeast
Phone: (919) 858-9110
Fax: (919) 858-8669

U.S. Southwest
Phone: (949) 483-9119
Fax: (949) 483-9090

APAC Headquarters
Conexant Systems Singapore,
Pte. Ltd.
1 Kim Seng Promenade
Great World City
#09-01 East Tower
Singapore 237994
Phone: (65) 737 7355
Fax: (65) 737 9077

Australia
Phone: (61 2) 9869 4088
Fax: (61 2) 9869 4077

China
Phone: (86 2) 6361 2515
Fax: (86 2) 6361 2516

Hong Kong
Phone: (852) 2 827 0181
Fax: (852) 2 827 6488

India
Phone: (91 11) 692 4780
Fax: (91 11) 692 4712

Korea
Phone: (82 2) 565 2880
Fax: (82 2) 565 1440

Europe Headquarters
Conexant Systems France
Les Taissounieres B1
1681 Route des Dolines
BP 283
06905 Sophia Antipolis Cedex
France
Phone: (33 4) 93 00 33 35
Fax: (33 4) 93 00 33 03

Europe Central
Phone: (49 89) 829 1320
Fax: (49 89) 834 2734

Europe Mediterranean
Phone: (39 02) 9317 9911
Fax: (39 02) 9317 9913

Europe North
Phone: (44 1344) 486 444
Fax: (44 1344) 486 555

Europe South
Phone: (33 1) 41 44 36 50
Fax: (33 1) 41 44 36 90

Middle East Headquarters
Conexant Systems
Commercial (Israel) Ltd.
P.O. Box 12660
Herzlia 46733, Israel
Phone: (972 9) 952 4064
Fax: (972 9) 951 3924

Japan Headquarters
Conexant Systems Japan Co., Ltd.
Shimomoto Building
1-46-3 Hatsudai,
Shibuya-ku, Tokyo
151-0061 Japan
Phone: (81 3) 5371 1567
Fax: (81 3) 5371 1501

Taiwan Headquarters
Conexant Systems, Taiwan Co., Ltd.
Room 2808
International Trade Building
333 Keelung Road, Section 1
Taipei 110, Taiwan, ROC
Phone: (886 2) 2720 0282
Fax: (886 2) 2757 6760