


# ST62T53C/T60C/T63C ST62E60C

# 8-BIT OTP/EPROM MCUs WITH A/D CONVERTER, SAFE RESET, AUTO-RELOAD TIMER, EEPROM AND SPI

- 3.0 to 6.0V Supply Operating Range
- 8 MHz Maximum Clock Frequency
- -40 to +125°C Operating Temperature Range
- Run, Wait and Stop Modes
- 5 Interrupt Vectors
- Look-up Table capability in Program Memory
- Data Storage in Program Memory: User selectable size
- Data RAM: 128 bytes
- DataEEPROM: 64/128 bytes (none on ST62T53C)
- User Programmable Options
- 13 I/O pins, fully programmable as:
  - Input with pull-up resistor
  - Input without pull-up resistor
  - Input with interrupt generation
  - Open-drain or push-pull output
  - Analog Input
- 6 I/O lines can sink up to 30mA to drive LEDs or TRIACs directly
- 8-bit Timer/Counter with 7-bit programmable prescaler
- 8-bit Auto-reload Timer with 7-bit programmable prescaler (AR Timer)
- Digital Watchdog
- Oscillator Safe Guard
- Low Voltage Detector for Safe Reset
- 8-bit A/D Converter with 7 analog inputs
- 8-bit Synchronous Peripheral Interface (SPI)
- On-chip Clock oscillator can be driven by Quartz Crystal Ceramic resonator or RC network
- User configurable Power-on Reset
- One external Non-Maskable Interrupt
- ST626x-EMU2 Emulation and Development System (connects to an MS-DOS PC via a parallel port).



# **DEVICE SUMMARY**

DEVICE	OTP (Bytes)	EPROM (Bytes)	EEPROM
ST62T53C	1836	-	-
ST62T60C	3884	-	128
ST62T63C	1836	-	64
ST62E60C	-	3884	128

	Table of Contents	
		Document Page
ST62	2T53C/T60C/T63C	ruge
	2E60C	1
1 GEN	ERAL DESCRIPTION	5
1.1	INTRODUCTION	5
1.2	PIN DESCRIPTIONS	6
1.3	MEMORY MAP	7
	1.3.1 Introduction	7
	1.3.2 Program Space	8
	1.3.3 Data Space	
	1.3.4 Stack Space	
	1.3.5 Data Window Register (DWR)	
	1.3.6 Data RAM/EEPROM Bank Register (DRBR)         1.3.7 EEPROM Description	
1.4	PROGRAMMING MODES	
	1.4.1 Option Bytes	
	1.4.2 EPROM Erasing	
2 CEN	TRAL PROCESSING UNIT	
2.1	INTRODUCTION	16
2.2	CPU REGISTERS	16
3 CLO	CKS, RESET, INTERRUPTS AND POWER SAVING MODES	18
3.1	CLOCK SYSTEM	18
	3.1.1 Main Oscillator	18
	3.1.2 Low Frequency Auxiliary Oscillator (LFAO)	
	3.1.3 Oscillator Safe Guard	
3.2	RESETS	
	3.2.1 RESET Input	
	3.2.2 Power-on Reset	
	3.2.3 Watchdog Reset	
	3.2.5 Application Notes	
	3.2.6 MCU Initialization Sequence	
3.3		
	3.3.1 Digital Watchdog Register (DWDR)	29
	3.3.2 Application Notes	
3.4	INTERRUPTS	
	3.4.1 Interrupt request	
	3.4.2 Interrupt Procedure	
	3.4.3 Interrupt Option Register (IOR)	
35	3.4.4 Interrupt sources	
0.0	3.5.1 WAIT Mode	
	3.5.2 STOP Mode	
	3.5.3 Exit from WAIT and STOP Modes	

# Table of Contents

		ument age
4 ON-0	CHIP PERIPHERALS	 37
4.1	I/O PORTS	 37
	4.1.1 Operating Modes	
	4.1.2 Safe I/O State Switching Sequence	
	4.1.3 AR Timer Alternate function Option	
12	4.1.4 SPI Alternate function Option	
4.2		
	4.2.1 Timer Operation         4.2.2 Timer Interrupt	
	4.2.3 Application Notes	
	4.2.4 Timer Registers	
4.3	AUTO-RELOAD TIMER	 46
	4.3.1 AR Timer Description	 46
	4.3.2 Timer Operating Modes	
	4.3.3 AR Timer Registers	
4.4	A/D CONVERTER (ADC)	
4.5	4.4.1 Application Notes	
4.5	4.5.1 SPI Registers	
4.6	SPI TIMING DIAGRAMS	
5 SOF	TWARE	 59
5.1	ST6 ARCHITECTURE	 59
5.2	ADDRESSING MODES	 59
5.3	INSTRUCTION SET	 60
6 ELEC	CTRICAL CHARACTERISTICS	 65
6.1	ABSOLUTE MAXIMUM RATINGS	 65
6.2	RECOMMENDED OPERATING CONDITIONS	 66
6.3	DC ELECTRICAL CHARACTERISTICS	 67
6.4	AC ELECTRICAL CHARACTERISTICS	 68
6.5	A/D CONVERTER CHARACTERISTICS	 69
6.6	TIMER CHARACTERISTICS	 69
6.7	SPI CHARACTERISTICS	 69
6.8	ARTIMER ELECTRICAL CHARACTERISTICS	 69
7 GEN	ERAL INFORMATION	 75
7.1	PACKAGE MECHANICAL DATA	 75
7.2	ORDERING INFORMATION	 76

57

Table of Contents	
	Document Page
ST62P53C/P60C/P63C	77
1 GENERAL DESCRIPTION	
1.1 INTRODUCTION	
1.2 ORDERING INFORMATION	
1.2.1 Transfer of Customer Code	
1.2.2 Listing Generation and Verification	
ST6253C/60B/63B	
1 GENERAL DESCRIPTION	80
1.1 INTRODUCTION	80
1.2 ROM READOUT PROTECTION	80
1.3 ORDERING INFORMATION	81
1.3.1 Transfer of Customer Code	81
1.3.2 Listing Generation and Verification	81
2 SUMMARY OF CHANGES	83



\_\_\_\_\_

# **1 GENERAL DESCRIPTION**

# **1.1 INTRODUCTION**

The ST62T53C, ST62T60C, ST62T63C and ST62E60C devices are low cost members of the ST62xx 8-bit HCMOS family of microcontrollers, which is targeted at low to medium complexity applications. All ST62xx devices are based on a building block approach: a common core is surrounded by a number of on-chip peripherals.

The ST62E60C is the erasable EPROM version of the ST62T60C device, which may be used to emulate the ST62T53C, ST62T60C and ST62T63C devices, as well as the respective ST6253C, ST6260B and ST6263B ROM devices.

OTP and EPROM devices are functionally identical. The ROM based versions offer the same functionality selecting as ROM options the options defined in the programmable option byte of the OTP/ EPROM versions.

OTP devices offer all the advantages of user programmability at low cost, which make them the ideal choice in a wide range of applications where frequent code changes, multiple code versions or last minute programmability are required.

These compact low-cost devices feature a Timer comprising an 8-bit counter and a 7-bit programmable prescaler, an 8-bit Auto-Reload Timer, EEPROM data capability (except ST62T53C), a serial port communication interface, an 8-bit A/D Converter with 7 analog inputs and a Digital Watchdog timer, making them well suited for a wide range of automotive, appliance and industrial applications.




Figure 1. Block Diagram

### **1.2 PIN DESCRIPTIONS**

 $V_{DD}$  and  $V_{SS}$ . Power is supplied to the MCU via these two pins.  $V_{DD}$  is the power connection and  $V_{SS}$  is the ground connection.

**OSCin and OSCout.** These pins are internally connected to the on-chip oscillator circuit. A quartz crystal, a ceramic resonator or an external clock signal can be connected between these two pins. The OSCin pin is the input pin, the OSCout pin is the output pin.

**RESET**. The active-low **RESET** pin is used to restart the microcontroller.

**TEST/V**<sub>PP</sub>. The TEST must be held at  $V_{SS}$  for normal operation. If TEST pin is connected to a +12.5V level during the reset phase, the EPROM/ OTP programming Mode is entered.

**NMI**. The NMI pin provides the capability for asynchronous interruption, by applying an external non maskable interrupt to the MCU. It is provided with an on-chip pullup resistor (if option has been enabled), and Schmitt trigger characteristics.

**PA0-PA3.** These 4 lines are organized as one I/O port (A). Each line may be configured under software control as inputs with or without internal pullup resistors, interrupt generating inputs with pullup resistors, open-drain or push-pull outputs, analog inputs for the A/D converter.

**PB0-PB3.** These 4 lines are organized as one I/O port (B). Each line may be configured under software control as inputs with or without internal pullup resistors, interrupt generating inputs with pullup resistors, open-drain or push-pull outputs. PB0-PB3 can also sink 30mA for direct LED driving.

**PB6/ARTIMin, PB7/ARTIMout.** These pins are either Port B I/O bits or the Input and Output pins of the AR TIMER. To be used as timer input function PB6 has to be programmed as input with or without pull-up. A dedicated bit in the AR TIMER Mode Control Register sets PB7 as timer output function. PB6-PB7 can also sink 30mA for direct LED driving.

**PC2-PC4**. These 3 lines are organized as one I/O port (C). Each line may be configured under software control as input with or without internal pullup resistor, interrupt generating input with pull-up resistor, analog input for the A/D converter, opendrain or push-pull output.

PC2-PC4 can also be used as respectively Data in, Data out and Clock I/O pins for the on-chip SPI to carry the synchronous serial I/O signals.

### Figure 2ST62T53C/T60C/T63C/E60C Pin Configuration

PB0	<b>[</b> 1	$\mathbf{O}$	20	]	PC2 / Sin / Ain
PB1	<b>[</b> 2		19	]	PC3 / Sout / Ain
V <sub>PP</sub> /TEST	<b>[</b> 3		18	]	PC4 / Sck / Ain
PB2	<b>[</b> 4		17	]	NMI
PB3	<b>[</b> 5		16	]	RESET
ARTIMin/PB6	6		15	]	OSCout
ARTIMout/PB7	<b>[</b> 7		14	]	OSCin
Ain/PA0	<b>D</b> 8		13	]	PA3/Ain
V <sub>DD</sub>	<b>D</b> 9		12	]	PA2/Ain
V <sub>SS</sub>	<b>[</b> 10		11	]	PA1/Ain

*[*577


# 1.3 MEMORY MAP

### **1.3.1 Introduction**

The MCU operates in three separate memory spaces: Program space, Data space, and Stack space. Operation in these three memory spaces is described in the following paragraphs.

# Figure 3Memory Addressing Diagram

Briefly, Program space contains user program code in OTP and user vectors; Data space contains user data in RAM and in OTP, and Stack space accommodates six levels of stack for subroutine and interrupt service routine nesting.



### 1.3.2 Program Space

Program Space comprises the instructions to be executed, the data required for immediate addressing mode instructions, the reserved factory test area and the user vectors. Program Space is addressed via the 12-bit Program Counter register (PC register).

### 1.3.2.1 Program Memory Protection

The Program Memory in OTP or EPROM devices can be protected against external readout of memory by selecting the READOUT PROTECTION option in the option byte.

0000h 007Fh	RESERVED <sup>*</sup>	
0080h	USER PROGRAM MEMORY (OTP/EPROM) 3872 BYTES	
0FA0h 0FEFh	RESERVED <sup>*</sup>	
0FF0h 0FF7h	INTERRUPT VECTORS	
0FF8h 0FFBh	RESERVED	
0FFCh 0FFDh	NMI VECTOR	
0FFEh 0FFFh	USER RESET VECTOR	
(*) Rese	erved areas should be filled with (	DFFh

#### Figure 4ST62E60C/T60C Program Memory Map

In the EPROM parts, READOUT PROTECTION option can be disactivated only by U.V. erasure that also results into the whole EPROM context erasure.

**Note:** Once the Readout Protection is activated, it is no longer possible, even for STMicroelectronics, to gain access to the OTP contents. Returned parts with a protection set can therefore not be accepted.

0000h					
087Fh	RESERVED <sup>*</sup>				
0880h	USER PROGRAM MEMORY (OTP) 1824 BYTES				
0F9Fh 0FA0h	RESERVED*				
0FEFh 0FF0h					
0FF7h 0FF8h	INTERRUPT VECTORS				
0FFBh	RESERVED				
0FFCh 0FFDh	NMI VECTOR				
0FFEh	USER RESET VECTOR				

### Figure 5ST62T53C/T63C Program Memory Map

# 1.3.3 Data Space

Data Space accommodates all the data necessary for processing the user program. This space comprises the RAM resource, the processor core and peripheral registers, as well as read-only data such as constants and look-up tables in OTP/ EPROM.

### 1.3.3.1 Data ROM

All read-only data is physically stored in program memory, which also accommodates the Program Space. The program memory consequently contains the program code to be executed, as well as the constants and look-up tables required by the application.

The Data Space locations in which the different constants and look-up tables are addressed by the processor core may be thought of as a 64-byte window through which it is possible to access the read-only data stored in OTP/EPROM.

### 1.3.3.2 Data RAM/EEPROM

In ST62T53C, T60C, T63C and ST62E60C devices, the data space includes 60 bytes of RAM, the accumulator (A), the indirect registers (X), (Y), the short direct registers (V), (W), the I/O port registers, the peripheral data and control registers, the interrupt option register and the Data ROM Window register (DRW register).

Additional RAM and EEPROM pages can also be addressed using banks of 64 bytes located between addresses 00h and 3Fh.

### 1.3.4 Stack Space

Stack space consists of six 12-bit registers which are used to stack subroutine and interrupt return addresses, as well as the current program counter contents.

Table 1. Additional RAM	<b>I/EEPROM Banks</b>
-------------------------	-----------------------

Device	RAM	EEPROM	
ST62T53C	1 x 64 bytes	-	
ST62T60C/E60C	1 x 64 bytes	2 x 64 bytes	
ST62T63C	1 x 64 bytes	1 x 64 bytes	

# Table 2ST62T53C, T60C, T63C and ST62E60C Data Memory Space

	000h
RAM and EEPROM	03Fh
	040h
DATA ROM WINDOW AREA	
	07Fh
X REGISTER	080h
Y REGISTER	081h
V REGISTER	082h
W REGISTER	083h
	084h
DATA RAM 60 BYTES	0BFh
PORT A DATA REGISTE R	0C0h
PORT B DATA REGISTER	0C1h
PORT C DATA REGISTER	0C2h
RESERVED	0C3h
PORT A DIRECTION REGISTER	0C4h
PORT B DIRECTION REGISTER	0C5h
PORT C DIRECTION REGISTER	0C6h
RESERVED	0C7h
INTERRUPT OPTION REGISTER	0C8h*
DATA ROM WINDOW REGISTER	0C9h*
	0CAh
RESERVED	0CBh
PORT A OPTION REGISTER	0CCh
PORT B OPTION REGISTER	0CDh
PORT C OPTION REGISTER	0CEh
RESERVED	0CFh
A/D DATA REGISTER	0D0h
A/D CONTROL REGISTER	0D1h
TIMER PRESCALER REGISTER	0D2h
TIMER COUNTER REGISTER	0D3h
TIMER STATUS CONTROL REGISTER	0D4h
AR TIMER MODE CONTROL REGISTER	0D5h
AR TIMER STATUS/CONTROL REGISTER1	0D6h
AR TIMER STATUS/CONTROL REGISTER2	0D7h
WATCHDOG REGISTER	0D8h
AR TIMER RELOAD/CAPTURE REGISTER	0D9h
AR TIMER COMPARE REGISTER	0DAh
AR TIMER LOAD REGISTER	0DBh
OSCILLATOR CONTROL REGISTER	0DCh
MISCELLANEOUS	0DDh
	0DEh
RESERVED	0DFh
SPI DATA REGISTER	0E0h
SPI DIVIDER REGISTER	0E1h
SPI MODE REGISTER	0E2h
	0E3h
RESERVED	0E7h
DATA RAM/EEP ROM REGISTER	0E8h*
RESERVED	0E9h
EEPROM CONTROL REGISTER	0EAh
(except ST62T53C)	0EBh
RESERVED	0EBh
ACCUMULATOR	0FFh
* WRITE ONLY REGISTER	

\* WRITE ONLY REGISTER


### 1.3.5 Data Window Register (DWR)

The Data read-only memory window is located from address 0040h to address 007Fh in Data space. It allows direct reading of 64 consecutive bytes located anywhere in program memory, between address 0000h and 0FFFh (top memory address depends on the specific device). All the program memory can therefore be used to store either instructions or read-only data. Indeed, the window can be moved in steps of 64 bytes along the program memory by writing the appropriate code in the Data Window Register (DWR).

The DWR can be addressed like any RAM location in the Data Space, it is however a write-only register and therefore cannot be accessed using singlebit operations. This register is used to position the 64-byte read-only data window (from address 40h to address 7Fh of the Data space) in program memory in 64-byte steps. The effective address of the byte to be read as data in program memory is obtained by concatenating the 6 least significant bits of the register address given in the instruction (as least significant bits) and the content of the DWR register (as most significant bits), as illustrated in Figure 6 below. For instance, when addressing location 0040h of the Data Space, with 0 loaded in the DWR register, the physical location addressed in program memory is 00h. The DWR register is not cleared on reset, therefore it must be written to prior to the first access to the Data readonly memory window area.

# Data Window Register (DWR)

Address: 0C9h — Write Only



### Bits 6, 7 = Not used.

Bit 5-0 = **DWR6-DWR0**: *Data read-only memory Window Register Bits.* These are the Data readonly memory Window bits that correspond to the upper bits of the data read-only memory space.

**Caution:** This register is undefined on reset. Neither read nor single bit instructions may be used to address this register.

**Note:** Care is required when handling the DWR register as it is write only. For this reason, the DWR contents should not be changed while executing an interrupt service routine, as the service routine cannot save and then restore the register's previous contents. If it is impossible to avoid writing to the DWR during the interrupt service routine, an image of the register must be saved in a RAM location, and each time the program writes to the DWR, it must also write to the image register. The image register must be written first so that, if an interrupt occurs between the two instructions, the DWR is not affected.

57

13 12 11 10 9 8 7 6 | 5 4 3 2 1 0 PROGRAM SPACE ADDRESS DATA ROM READ WINDOW REGISTER 7 6 5 4 3 2 1 0 CONTENTS 5 4 3 2 1 0 DATA SPACE ADDRESS (DWR) 40h-7Fh IN INSTRUCTION Example: 0 0 1 0 DWR=28h DATA SPACE ADDRESS 0 0 0 1 59h ROM 0 0 0 0 0 0 0 ADDRESS:A19h VR01573C

Figure 6Data read-only memory Window Memory Addressing

1.3.6 Data RAM/EEPROM Bank Register (DRBR)

Address: E8h — Write only

7		

1							0
-	-	-	DRBR 4	-	-	DRBR 1	DRBR 0

Bit 7-5 = These bits are not used

Bit 4 - DRBR4. This bit, when set, selects RAM Page 2.

Bit 3-2 - Reserved. These bits are not used.

Bit 1 - DRBR1. This bit, when set, selects EEPROM Page 1, when available.

Bit 0 - DRBR0. This bit, when set, selects EEPROM Page 0, when available.

The selection of the bank is made by programming the Data RAM Bank Switch register (DRBR register) located at address E8h of the Data Space according to Table 1. No more than one bank should be set at a time.

The DRBR register can be addressed like a RAM Data Space at the address E8h; nevertheless it is a write only register that cannot be accessed with single-bit operations. This register is used to select the desired 64-byte RAM/EEPROM bank of the Data Space. The bank number has to be loaded in the DRBR register and the instruction has to point to the selected location as if it was in bank 0 (from 00h address to 3Fh address).

This register is not cleared during the MCU initialization, therefore it must be written before the first access to the Data Space bank region. Refer to the Data Space description for additional information. The DRBR register is not modified when an interrupt or a subroutine occurs.

#### Notes :

Care is required when handling the DRBR register as it is write only. For this reason, it is not allowed to change the DRBR contents while executing interrupt service routine, as the service routine cannot save and then restore its previous content. If it is impossible to avoid the writing of this register in interrupt service routine, an image of this register must be saved in a RAM location, and each time the program writes to DRBR it must write also to the image register. The image register must be written first, so if an interrupt occurs between the two instructions the DRBR is not affected.

In DRBR Register, only 1 bit must be set. Otherwise two or more pages are enabled in parallel, producing errors.

Care must also be taken not to change the E PROM page (when available) when the parallel writing mode is set for the E PROM, as defined in EECTL register.

DRBR	ST62T53C	ST62T60C/E60C	ST62T63C
00	None	None	None
01	Not Available	EEPROM Page 0	EEPROM Page 0
02	Not Available	EEPROM Page 1	Not Available
08	Not Available	Not Available	Not Available
10h	RAM Page 2	RAM Page 2	RAM Page 2
other	Reserved	Reserved	Reserved

Table 3Data RAM Bank Register Set-up

 $S_{I}$ 

### 1.3.7 EEPROM Description

EEPROM memory is located in 64-byte pages in data space. This memory may be used by the user program for non-volatile data storage.

Data space from 00h to 3Fh is paged as described in Table 4. EEPROM locations are accessed directly by addressing these paged sections of data space.

The EEPROM does not require dedicated instructions for read or write access. Once selected via the Data RAM Bank Register, the active EEPROM page is controlled by the EEPROM Control Register (EECTL), which is described below.

Bit E20FF of the EECTL register must be reset prior to any write or read access to the EEPROM. If no bank has been selected, or if E2OFF is set, any access is meaningless.

Programming must be enabled by setting the E2ENA bit of the EECTL register.

The E2BUSY bit of the EECTL register is set when the EEPROM is performing a programming cycle. Any access to the EEPROM when E2BUSY is set is meaningless.

Provided E2OFF and E2BUSY are reset, an EEP-ROM location is read just like any other data location, also in terms of access time.

Writing to the EEPROM may be carried out in two modes: Byte Mode (BMODE) and Parallel Mode

(PMODE). In BMODE, one byte is accessed at a time, while in PMODE up to 8 bytes in the same row are programmed simultaneously (with consequent speed and power consumption advantages, the latter being particularly important in battery powered circuits).

### General Notes:

Data should be written directly to the intended address in EEPROM space. There is no buffer memory between data RAM and the EEPROM space.

When the EEPROM is busy (E2BUSY = "1") EECTL cannot be accessed in write mode, it is only possible to read the status of E2BUSY. This implies that as long as the EEPROM is busy, it is not possible to change the status of the EEPROM Control Register. EECTL bits 4 and 5 are reserved and must never be set.

Care is required when dealing with the EECTL register, as some bits are write only. For this reason, the EECTL contents must not be altered while executing an interrupt service routine.

If it is impossible to avoid writing to this register within an interrupt service routine, an image of the register must be saved in a RAM location, and each time the program writes to EECTL it must also write to the image register. The image register must be written to first so that, if an interrupt occurs between the two instructions, the EECTL will not be affected.

*[*577




Table 4. Row Arrangement for Parallel Writing of EEPROM Locations

**Note**: The EEPROM is disabled as soon as STOP instruction is executed in order to achieve the lowest power-consumption.

### Additional Notes on Parallel Mode:

If the user wishes to perform parallel programming, the first step should be to set the E2PAR2 bit. From this time on, the EEPROM will be addressed in write mode, the ROW address and the data will be latched and it will be possible to change them only at the end of the programming cycle or by resetting E2PAR2 without programming the EEPROM. After the ROW address is latched, the MCU can only "see" the selected EEPROM row and any attempt to write or read other rows will produce errors.

The EEPROM should not be read while E2PAR2 is set.


As soon as the E2PAR2 bit is set, the 8 volatile ROW latches are cleared. From this moment on, the user can load data in all or in part of the ROW. Setting E2PAR1 will modify the EEPROM registers corresponding to the ROW latches accessed after E2PAR2. For example, if the software sets E2PAR2 and accesses the EEPROM by writing to addresses 18h, 1Ah and 1Bh, and then sets E2PAR1, these three registers will be modified simultaneously; the remaining bytes in the row will be unaffected.

Note that E2PAR2 is internally reset at the end of the programming cycle. This implies that the user must set the E2PAR2 bit between two parallel programming cycles. Note that if the user tries to set E2PAR1 while E2PAR2 is not set, there will be no programming cycle and the E2PAR1 bit will be unaffected. Consequently, the E2PAR1 bit cannot be set if E2ENA is low. The E2PAR1 bit can be set by the user, only if the E2ENA and E2PAR2 bits are also set.

**Notes**: The EEPROM page shall not be changed through the DRBR register when the E2PAR2 bit is set.

### EEPROM Control Register (EECTL)

Address: EAh — Read/Write Reset status: 00h



Bit 7 = D7: Unused.

Bit 6 = **E2OFF**: *Stand-by Enable Bit.* WRITE ONLY. If this bit is set the EEPROM is disabled (any access will be meaningless) and the power consumption of the EEPROM is reduced to its lowest value.

Bit 5-4 = **D5-D4**: *Reserved.* MUST be kept reset.

Bit 3 = **E2PAR1**: *Parallel Start Bit.* WRITE ONLY. Once in Parallel Mode, as soon as the user software sets the E2PAR1 bit, parallel writing of the 8 adjacent registers will start. This bit is internally reset at the end of the programming procedure. Note that less than 8 bytes can be written if required, the undefined bytes being unaffected by the parallel programming cycle; this is explained in greater detail in the Additional Notes on Parallel Mode overleaf.

Bit 2 = **E2PAR2**: *Parallel Mode En. Bit.* WRITE ONLY. This bit must be set by the user program in order to perform parallel programming. If E2PAR2 is set and the parallel start bit (E2PAR1) is reset, up to 8 adjacent bytes can be written simultaneously. These 8 adjacent bytes are considered as a row, whose address lines A7, A6, A5, A4, A3 are fixed while A2, A1 and A0 are the changing bits, as illustrated in Table 4. E2PAR2 is automatically reset at the end of any parallel programming procedure. It can be reset by the user software before starting the programming procedure, thus leaving the EEPROM registers unchanged.

Bit 1 = **E2BUSY**: *EEPROM Busy Bit.* READ ON-LY. This bit is automatically set by the EEPROM control logic when the EEPROM is in programming mode. The user program should test it before any EEPROM read or write operation; any attempt to access the EEPROM while the busy bit is set will be aborted and the writing procedure in progress will be completed.

Bit 0 = **E2ENA**: *EEPROM Enable Bit.* WRITE ON-LY. This bit enables programming of the EEPROM cells. It must be set before any write to the EEP-ROM register. Any attempt to write to the EEP-ROM when E2ENA is low is meaningless and will not trigger a write cycle.

The EEPROM is disabled as soon as a STOP instruction is executed in order to achieve the lowest power-consumption.

### **1.4 PROGRAMMING MODES**

### 1.4.1 Option Bytes

The two Option Bytes allow configuration capability to the MCUs. Option byte's content is automatically read, and the selected options enabled, when the chip reset is activated.

It can only be accessed during the programming mode. This access is made either automatically (copy from a master device) or by selecting the OPTION BYTE PROGRAMMING mode of the programmer.

The option bytes are located in a non-user map. No address has to be specified.

### EPROM Code Option Byte (LSB)

7		-					0
PRO- TECT	EXTC- NTL	PB2-3 PULL	PB0-1 PULL	WDACT	DE- LAY	OSCIL	OSGEN

### **EPROM Code Option Byte (MSB)**

15							8
-	-	-	ADC SYNCHRO	-	-	NMI PULL	LVD

D15-D13. Reserved. Must be cleared.

**ADC SYNCHRO**. When set, an A/D conversion is started upon WAIT instruction execution, in order to reduce supply noise. When this bit is low, an A/D conversion is started as soon as the STA bit of the A/D Converter Control Register is set.

D11. Reserved, must be set to one.

**D10**. Reserved, must be cleared.

**NMI PULL**. *NMI Pull-Up*. This bit must be set high to configure the NMI pin with a pull-up resistor. When it is low, no pull-up is provided.

**LVD.** *LVD RESET enable.* When this bit is set, safe RESET is performed by MCU when the supply

voltage is too low. When this bit is cleared, only power-on reset or external RESET are active.

**PROTECT**. *Readout Protection*. This bit allows the protection of the software contents against piracy. When the bit PROTECT is set high, readout of the OTP contents is prevented by hardware.. When this bit is low, the user program can be read.

**EXTCNTL.** *External STOP MODE control.*. When EXTCNTL is high, STOP mode is available with watchdog active by setting NMI pin to one. When EXTCNTL is low, STOP mode is not available with the watchdog active.

**PB2-3 PULL**. When set this bit removes pull-up at reset on PB2-PB3 pins. When cleared PB2-PB3 pins have an internal pull-up resistor at reset.

**PB0-1 PULL**. When set this bit removes pull-up at reset on PB0-PB1 pins. When cleared PB0-PB1 pins have an internal pull-up resistor at reset.

**WDACT**. This bit controls the watchdog activation. When it is high, hardware activation is selected. The software activation is selected when WDACT is low.

**DELAY**. This bit enables the selection of the delay internally generated after the internal reset (external pin, LVD, or watchdog activated) is released. When DELAY is low, the delay is 2048 cycles of the oscillator, it is of 32768 cycles when DELAY is high.

**OSCIL**. Oscillator selection. When this bit is low, the oscillator must be controlled by a quartz crystal, a ceramic resonator or an external frequency. When it is high, the oscillator must be controlled by an RC network, with only the resistor having to be externally provided.

**OSGEN**. Oscillator Safe Guard. This bit must be set high to enable the Oscillator Safe Guard. When this bit is low, the OSG is disabled.

The Option byte is written during programming either by using the PC menu (PC driven Mode) or automatically (stand-alone mode).



# **PROGRAMMING MODES** (Cont'd)

### 1.4.2 EPROM Erasing

The EPROM of the windowed package of the MCUs may be erased by exposure to Ultra Violet light. The erasure characteristic of the MCUs is such that erasure begins when the memory is exposed to light with a wave lengths shorter than approximately 4000Å. It should be noted that sunlights and some types of fluorescent lamps have wavelengths in the range 3000-4000Å.

It is thus recommended that the window of the MCUs packages be covered by an opaque label to

prevent unintentional erasure problems when testing the application in such an environment.

The recommended erasure procedure of the MCUs EPROM is the exposure to short wave ultraviolet light which have a wave-length 2537A. The integrated dose (i.e. U.V. intensity x exposure time) for erasure should be a minimum of 15W-sec/cm<sup>2</sup>. The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with 12000 $\mu$ W/cm<sup>2</sup> power rating. The ST62E60C should be placed within 2.5cm (1Inch) of the lamp tubes during erasure.



# **2 CENTRAL PROCESSING UNIT**

# 2.1 INTRODUCTION

The CPU Core of ST6 devices is independent of the I/O or Memory configuration. As such, it may be thought of as an independent central processor communicating with on-chip I/O, Memory and Peripherals via internal address, data, and control buses. In-core communication is arranged as shown in Figure 7; the controller being externally linked to both the Reset and Oscillator circuits, while the core is linked to the dedicated on-chip peripherals via the serial data bus and indirectly, for interrupt purposes, through the control registers.

# 2.2 CPU REGISTERS


The ST6 Family CPU core features six registers and three pairs of flags available to the programmer. These are described in the following paragraphs.

Accumulator (A). The accumulator is an 8-bit general purpose register used in all arithmetic calculations, logical operations, and data manipulations. The accumulator can be addressed in Data space as a RAM location at address FFh. Thus the ST6 can manipulate the accumulator just like any other register in Data space. **Indirect Registers (X, Y).** These two indirect registers are used as pointers to memory locations in Data space. They are used in the register-indirect addressing mode. These registers can be addressed in the data space as RAM locations at addresses 80h (X) and 81h (Y). They can also be accessed with the direct, short direct, or bit direct addressing modes. Accordingly, the ST6 instruction set can use the indirect registers as any other register of the data space.

**Short Direct Registers (V, W).** These two registers are used to save a byte in short direct addressing mode. They can be addressed in Data space as RAM locations at addresses 82h (V) and 83h (W). They can also be accessed using the direct and bit direct addressing modes. Thus, the ST6 instruction set can use the short direct registers as any other register of the data space.

Program Counter (PC). The program counter is a 12-bit register which contains the address of the next ROM location to be processed by the core. This ROM location may be an opcode, an operand, or the address of an operand. The 12-bit length allows the direct addressing of 4096 bytes in Program space.

/57



# Figure 7. ST6 Core Block Diagram

### CPU REGISTERS (Cont'd)

However, if the program space contains more than 4096 bytes, the additional memory in program space can be addressed by using the Program Bank Switch register.

The PC value is incremented after reading the address of the current instruction. To execute relative jumps, the PC and the offset are shifted through the ALU, where they are added; the result is then shifted back into the PC. The program counter can be changed in the following ways:

- JP (Jump) instructionPC=Jump address
- CALL instructionPC= Call address
- Relative Branch Instruction.PC= PC +/- offset
- Interrupt PC=Interrupt vector
- Reset PC= Reset vector
- RET & RETI instructionsPC= Pop (stack)

- Normal instructionPC= PC + 1

**Flags (C, Z)**. The ST6 CPU includes three pairs of flags (Carry and Zero), each pair being associated with one of the three normal modes of operation: Normal mode, Interrupt mode and Non Maskable Interrupt mode. Each pair consists of a CARRY flag and a ZERO flag. One pair (CN, ZN) is used during Normal operation, another pair is used during Interrupt mode (CI, ZI), and a third pair is used in the Non Maskable Interrupt mode (CNMI, ZN-MI).

The ST6 CPU uses the pair of flags associated with the current mode: as soon as an interrupt (or a Non Maskable Interrupt) is generated, the ST6 CPU uses the Interrupt flags (resp. the NMI flags) instead of the Normal flags. When the RETI instruction is executed, the previously used set of flags is restored. It should be noted that each flag set can only be addressed in its own context (Non Maskable Interrupt, Normal Interrupt or Main routine). The flags are not cleared during context switching and thus retain their status.


The Carry flag is set when a carry or a borrow occurs during arithmetic operations; otherwise it is cleared. The Carry flag is also set to the value of the bit tested in a bit test instruction; it also participates in the rotate left instruction.

The Zero flag is set if the result of the last arithmetic or logical operation was equal to zero; otherwise it is cleared.

Switching between the three sets of flags is performed automatically when an NMI, an interrupt or a RETI instructions occurs. As the NMI mode is automatically selected after the reset of the MCU, the ST6 core uses at first the NMI flags.

Stack. The ST6 CPU includes a true LIFO hardware stack which eliminates the need for a stack pointer. The stack consists of six separate 12-bit RAM locations that do not belong to the data space RAM area. When a subroutine call (or interrupt request) occurs, the contents of each level are shifted into the next higher level, while the content of the PC is shifted into the first level (the original contents of the sixth stack level are lost). When a subroutine or interrupt return occurs (RET or RET) instructions), the first level register is shifted back into the PC and the value of each level is popped back into the previous level. Since the accumulator, in common with all other data space registers, is not stored in this stack, management of these registers should be performed within the subroutine. The stack will remain in its "deepest" position if more than 6 nested calls or interrupts are executed, and consequently the last return address will be lost. It will also remain in its highest position if the stack is empty and a RET or RETI is executed. In this case the next instruction will be executed.

### Figure 8. ST6 CPU Programming Mode



# **3 CLOCKS, RESET, INTERRUPTS AND POWER SAVING MODES**

# 3.1 CLOCK SYSTEM

The MCU features a Main Oscillator which can be driven by an external clock, or used in conjunction with an AT-cut parallel resonant crystal or a suitable ceramic resonator, or with an external resistor ( $R_{NET}$ ). In addition, a Low Frequency Auxiliary Oscillator (LFAO) can be switched in for security reasons, to reduce power consumption, or to offer the benefits of a back-up clock system.

The Oscillator Safeguard (OSG) option filters spikes from the oscillator lines, provides access to the LFAO to provide a backup oscillator in the event of main oscillator failure and also automatically limits the internal clock frequency ( $f_{INT}$ ) as a function of V<sub>DD</sub>, in order to guarantee correct operation. These functions are illustrated in Figure 10, Figure 11, Figure 12 and Figure 13.

A programmable divider on  $F_{INT}$  is also provided in order to adjust the internal clock of the MCU to the best power consumption and performance trade-off.

Figure 9 illustrates various possible oscillator configurations using an external crystal or ceramic resonator, an external clock input, an external resistor ( $R_{NET}$ ), or the lowest cost solution using only the LFAO. C<sub>L1</sub> an C<sub>L2</sub> should have a capacitance in the range 12 to 22 pF for an oscillator frequency in the 4-8 MHz range.

The internal MCU clock frequency ( $f_{INT}$ ) is divided by 12 to drive the Timer, the A/D converter and the Watchdog timer, and by 13 to drive the CPU core, as may be seen in Figure 12.


With an 8MHz oscillator frequency, the fastest machine cycle is therefore  $1.625 \mu s.$ 

A machine cycle is the smallest unit of time needed to execute any operation (for instance, to increment the Program Counter). An instruction may require two, four, or five machine cycles for execution.

# 3.1.1 Main Oscillator

The oscillator configuration may be specified by selecting the appropriate option. When the CRYSTAL/ RESONATOR option is selected, it must be used with a quartz crystal, a ceramic resonator or an external signal provided on the OSC in pin. When the RCNET-WORK option is selected, the system clock is generated by an external resistor.

The main oscillator can be turned off (when the OSG ENABLED option is selected) by setting the OSCOFF bit of the ADC Control Register. The Low Frequency Auxiliary Oscillator is automatically started.



<u>/ک</u>

# Figure 9. Oscillator Configurations

# CLOCK SYSTEM (Cont'd)

Turning on the main oscillator is achieved by resetting the OSCOFF bit of the A/D Converter Control Register or by resetting the MCU. Restarting the main oscillator implies a delay comprising the oscillator start up delay period plus the duration of the software instruction at  $f_{LFAO}$  clock frequency.

# 3.1.2 Low Frequency Auxiliary Oscillator (LFAO)

The Low Frequency Auxiliary Oscillator has three main purposes. Firstly, it can be used to reduce power consumption in non timing critical routines. Secondly, it offers a fully integrated system clock, without any external components. Lastly, it acts as a safety oscillator in case of main oscillator failure.

This oscillator is available when the OSG ENA-BLED option is selected. In this case, it automatically starts one of its periods after the first missing edge from the main oscillator, whatever the reason (main oscillator defective, no clock circuitry provided, main oscillator switched off...).

User code, normal interrupts, WAIT and STOP instructions, are processed as normal, at the reduced  $f_{LFAO}$  frequency. The A/D converter accuracy is decreased, since the internal frequency is below 1MHz.

At power on, the Low Frequency Auxiliary Oscillator starts faster than the Main Oscillator. It therefore feeds the on-chip counter generating the POR delay until the Main Oscillator runs.

The Low Frequency Auxiliary Oscillator is automatically switched off as soon as the main oscillator starts.

### ADCR

Address: 0D1h - Read/Write

7							0
ADCR	ADCR	ADCR	ADCR	ADCR	OSC	ADCR	ADCR
7	6	5	4	3	OFF	1	0

Bit 7-3, 1-0= **ADCR7-ADCR3**, **ADCR1-ADCR0**: *ADC Control Register*. These bits are reserved for ADC Control.

Bit 2 = **OSCOFF**. When low, this bit enables main oscillator to run. The main oscillator is switched off when OSCOFF is high.

### 3.1.3 Oscillator Safe Guard

The Oscillator Safe Guard (OSG) affords drastically increased operational integrity in ST62xx devices. The OSG circuit provides three basic functions: it filters spikes from the oscillator lines which would result in over frequency to the ST62 CPU; it gives access to the Low Frequency Auxiliary Oscillator (LFAO), used to ensure minimum processing in case of main oscillator failure, to offer reduced power consumption or to provide a fixed frequency low cost oscillator; finally, it automatically limits the internal clock frequency as a function of supply voltage, in order to ensure correct operation even if the power supply should drop.

The OSG is enabled or disabled by choosing the relevant OSG option. It may be viewed as a filter whose cross-over frequency is device dependent.

Spikes on the oscillator lines result in an effectively increased internal clock frequency. In the absence of an OSG circuit, this may lead to an over frequency for a given power supply voltage. The OSG filters out such spikes (as illustrated in Figure 10). In all cases, when the OSG is active, the maximum internal clock frequency,  $f_{INT}$ , is limited to  $f_{OSG}$ , which is supply voltage dependent. This relationship is illustrated in Figure 13.

When the OSG is enabled, the Low Frequency Auxiliary Oscillator may be accessed. This oscillator starts operating after the first missing edge of the main oscillator (see Figure 11).

Over-frequency, at a given power supply level, is seen by the OSG as spikes; it therefore filters out some cycles in order that the internal clock frequency of the device is kept within the range the particular device can stand (depending on  $V_{DD}$ ), and below  $f_{OSG}$ : the maximum authorised frequency with OSG enabled.

**Note.** The OSG should be used wherever possible as it provides maximum safety. Care must be taken, however, as it can increase power consumption and reduce the maximum operating frequency to  $f_{OSG}$ .


**Warning**: Care has to be taken when using the OSG, as the internal frequency is defined between a minimum and a maximum value and is not accurate.

For precise timing measurements, it is not recommended to use the OSG and it should not be enabled in applications that use the SPI or the UART.


It should also be noted that power consumption in Stop mode is higher when the OSG is enabled (around  $50\mu A$  at nominal conditions and room temperature).

# CLOCK SYSTEM (Cont'd)









57

20/84

# ST62T53C/T60C/T63C ST62E60C

# CLOCK SYSTEM (Cont'd)

**Oscillator Control Registers** 

Address: DCh — Write only

Reset State: 00h

7							0
-	-	-	-	OSCR 3	-	RS1	RS0

Bit 7-4. These bits are not used.

Bit 3. Reserved. Cleared at Reset. Must be kept cleared.

Bit 2. Reserved. Must be kept low.


RS1-RS0. These bits select the division ratio of the Oscillator Divider in order to generate the internal frequency. The following selctions are available:


RS1	RS0	Division Ratio
0	0	1
0	1	2
1	0	4
1	1	4


**Note**: Care is required when handling the OSCR register as some bits are write only. For this reason, it is not allowed to change the OSCR contents while executing interrupt service routine, as the service routine cannot save and then restore its previous content. If it is impossible to avoid the writing of this register in interrupt service routine, an image of this register must be saved in a RAM location, and each time the program writes to OSCR it must write also to the image register. The image register must be written first, so if an interrupt occurs between the two instructions the OSCR is not affected.

# CLOCK SYSTEM (Cont'd)

# Figure 12. Clock Circuit Block Diagram







### Notes:

1. In this area, operation is guaranteed at the quartz crystal frequency.

2. When the OSG is disabled, operation in this area is guaranteed at the crystal frequency. When the OSG is enabled, operation in this area is guaranteed at a frequency of at least  $f_{OSG\,Min.}$ 

3. When the OSG is disabled, operation in this

area is guaranteed at the quartz crystal frequency. When the OSG is enabled, access to this area is prevented. The internal frequency is kept a f<sub>OSG</sub>.

4. When the OSG is disabled, operation in this area is not guaranteed

When the OSG is enabled, access to this area is prevented. The internal frequency is kept at  $f_{OSG}$ .

*[*577

### 3.2 RESETS

The MCU can be reset in four ways:

- by the external Reset input being pulled low;
- by Power-on Reset;
- by the digital Watchdog peripheral timing out.
- by Low Voltage Detection (LVD)

### 3.2.1 RESET Input

The RESET pin may be connected to a device of the application board in order to reset the MCU if required. The RESET pin may be pulled low in RUN, WAIT or STOP mode. This input can be used to reset the MCU internal state and ensure a correct start-up procedure. The pin is active low and features a Schmitt trigger input. The internal Reset signal is generated by adding a delay to the external signal. Therefore even short pulses on the RESET pin are acceptable, provided V<sub>DD</sub> has completed its rising phase and that the oscillator is running correctly (normal RUN or WAIT modes). The MCU is kept in the Reset state as long as the RESET pin is held low.

If RESET activation occurs in the RUN or WAIT modes, processing of the user program is stopped (RUN mode only), the Inputs and Outputs are configured as inputs with pull-up resistors and the main Oscillator is restarted. When the level on the RESET pin then goes high, the initialization sequence is executed following expiry of the internal delay period.

If RESET pin activation occurs in the STOP mode, the oscillator starts up and all Inputs and Outputs are configured as inputs with pull-up resistors. When the level of the RESET pin then goes high, the initialization sequence is executed following expiry of the internal delay period.

# 3.2.2 Power-on Reset


The function of the POR circuit consists in waking up the MCU by detecting around 2V a dynamic (rising edge) variation of the VDD Supply. At the beginning of this sequence, the MCU is configured in the Reset state: all I/O ports are configured as inputs with pull-up resistors and no instruction is executed. When the power supply voltage rises to a sufficient level, the oscillator starts to operate, whereupon an internal delay is initiated, in order to allow the oscillator to fully stabilize before executing the first instruction. The initialization sequence is executed immediately following the internal delay.

To ensure correct start-up, the user should take care that the VDD Supply is stabilized at a sufficient level for the chosen frequency (see recommended operation) before the reset signal is released. In addition, supply rising must start from 0V.

As a consequence, the POR does not allow to supervise static, slowly rising, or falling, or noisy (presenting oscillation) VDD supplies.

An external RC network connected to the RESET pin, or the LVD reset can be used instead to get the best performances.





### RESETS (Cont'd)

### 3.2.3 Watchdog Reset

The MCU provides a Watchdog timer function in order to ensure graceful recovery from software upsets. If the Watchdog register is not refreshed before an end-of-count condition is reached, the internal reset will be activated. This, amongst other things, resets the watchdog counter.

The MCU restarts just <u>as though</u> the Reset had been generated by the RESET pin, including the built-in stabilisation delay period.


### 3.2.4 LVD Reset

The on-chip Low Voltage Detector, selectable as user option, features static Reset when supply voltage is below a reference value. Thanks to this feature, external reset circuit can be removed while keeping the application safety. This SAFE RESET is effective as well in Power-on phase as in power supply drop with different reference values, allowing hysteresis effect. Reference value in case of voltage drop has been set lower than the reference value for power-on in order to avoid any parasitic Reset when MCU start's running and sinking current on the supply.

As long as the supply voltage is below the reference value, there is a internal and static RESET command. The MCU can start only when the supply voltage rises over the reference value. Therefore, only two operating mode exist for the MCU: RESET active below the voltage reference, and running mode over the voltage reference as shown on the Figure 15, that represents a powerup, power-down sequence.

**Note**: When the RESET state is controlled by one of the internal RESET sources (Low Voltage Detector, Watchdog, Power on Reset), the RESET pin is tied to low logic level.

Figure 15. LVD Reset on Power-on and Power-down (Brown-out)



### **3.2.5 Application Notes**


No external resistor is required between  $V_{DD}$  and the Reset pin, thanks to the built-in pull-up device.

Direct external connection of the pin  $\overline{\text{RESET}}$  to  $V_{\text{DD}}$  must be avoided in order to ensure safe behaviour of the internal reset sources (AND.Wired structure).

*[*57]

# RESETS (Cont'd) 3.2.6 MCU Initialization Sequence


When a reset occurs the stack is reset, the PC is loaded with the address of the Reset Vector (located in program ROM starting at address 0FFEh). A jump to the beginning of the user program must be coded at this address. Following a Reset, the Interrupt flag is automatically set, so that the CPU is in Non Maskable Interrupt mode; this prevents the initialisation routine from being interrupted. The initialisation routine should therefore be terminated by a RETI instruction, in order to revert to normal mode and enable interrupts. If no pending interrupt is present at the end of the initialisation routine, the MCU will continue by processing the instruction immediately following the RETI instruction. If, however, a pending interrupt is present, it will be serviced.



### Figure 16. Reset and Interrupt Processing

Figure 17. Reset Block Diagram

<u>ل</u>حک



# ST62T53C/T60C/T63C ST62E60C

# RESETS (Cont'd)

# Table 5Register Reset Status

Register	Address(es)	Status	Comment
Oscillator Control Register EEPROM Control Register Port Data Registers Port Direction Register Port Option Register Interrupt Option Register TIMER Status/Control	0DCh 0EAh 0C0h to 0C2h 0C4h to 0C6h 0CCh to 0CEh 0C8h 0D4h	00h 00h 00h 00h 00h 00h 00h	EEPROM disabled (if available) I/O are Input with pull-up I/O are Input with pull-up I/O are Input with pull-up Interrupt disabled TIMER disabled
AR TIMER Mode Control Register AR TIMER Status/Control 0 Register AR TIMER Status/Control 1 Register AR TIMER Compare Register	0D5h 0D6h 0D7h	00h 00h 00h 00h	AR TIMER stopped
Miscellaneous Register SPI Registers SPI DIV Register SPI MOD Register SPI DSR Register	0DDh 0E0h to 0E2h 0E1h 0E2h 0E0h	00h 00h 00h 00h Undefined	SPI Output not connected to PC3 SPI disabled SPI disabled SPI disabled SPI disabled
X, Y, V, W, Register Accumulator Data RAM Data RAM Page REgister Data ROM Window Register EEPROM A/D Result Register AR TIMER Load Register AR TIMER Reload/Capture Register	080H TO 083H 0FFh 084h to 0BFh 0E8h 0C9h 00h to 03Fh 0D0h 0DBh 0D9h	Undefined	As written if programmed
TIMER Counter Register TIMER Prescaler Register Watchdog Counter Register A/D Control Register	0D3h 0D2h 0D8h 0D1h	FFh 7Fh FEh 40h	Max count loaded A/D in Standby

### 3.3 DIGITAL WATCHDOG

The digital Watchdog consists of a reloadable downcounter timer which can be used to provide controlled recovery from software upsets.

The Watchdog circuit generates a Reset when the downcounter reaches zero. User software can prevent this reset by reloading the counter, and should therefore be written so that the counter is regularly reloaded while the user program runs correctly. In the event of a software mishap (usually caused by externally generated interference), the user program will no longer behave in its usual fashion and the timer register will thus not be reloaded periodically. Consequently the timer will decrement down to 00h and reset the MCU. In order to maximise the effectiveness of the Watchdog function, user software must be written with this concept in mind.

Watchdog behaviour is governed by two options, known as "WATCHDOG ACTIVATION" (i.e. HARDWARE or SOFTWARE) and "EXTERNAL STOP MODE CONTROL" (see Table 6).

In the SOFTWARE option, the Watchdog is disabled until bit C of the DWDR register has been set.

When the Watchdog is disabled, low power Stop mode is available. Once activated, the Watchdog cannot be disabled, except by resetting the MCU.

In the HARDWARE option, the Watchdog is permanently enabled. Since the oscillator will run continuously, low power mode is not available. The STOP instruction is interpreted as a WAIT instruction, and the Watchdog continues to countdown.

However, when the EXTERNAL STOP MODE CONTROL option has been selected low power consumption may be achieved in Stop Mode.

Execution of the STOP instruction is then governed by a secondary function associated with the NMI pin. If a STOP instruction is encountered when the NMI pin is low, it is interpreted as WAIT, as described above. If, however, the STOP instruction is encountered when the NMI pin is high, the Watchdog counter is frozen and the CPU enters STOP mode.

When the MCU exits STOP mode (i.e. when an interrupt is generated), the Watchdog resumes its activity.

#### **Table 6. Recommended Option Choices**

 $\mathbf{\Sigma}$ 


Functions Required	Recommended Options
Stop Mode & Watchdog	"EXTERNAL STOP MODE" & "HARDWARE WATCHDOG"
Stop Mode	"SOFTWARE WATCHDOG"
Watchdog	"HARDWARE WATCHDOG"

### DIGITAL WATCHDOG (Cont'd)

The Watchdog is associated with a Data space register (Digital WatchDog Register, DWDR, location 0D8h) which is described in greater detail in Section 3.3.1 Digital Watchdog Register (DWDR). This register is set to 0FEh on Reset: bit C is cleared to "0", which disables the Watchdog; the timer downcounter bits, T0 to T5, and the SR bit are all set to "1", thus selecting the longest Watchdog timer period. This time period can be set to the user's requirements by setting the appropriate value for bits T0 to T5 in the DWDR register. The SR bit must be set to "1", since it is this bit which generates the Reset signal when it changes to "0"; clearing this bit would generate an immediate Reset.

It should be noted that the order of the bits in the DWDR register is inverted with respect to the associated bits in the down counter: bit 7 of the DWDR register corresponds, in fact, to T0 and bit 2 to T5. The user should bear in mind the fact that these bits are inverted and shifted with respect to the physical counter bits when writing to this register. The relationship between the DWDR register bits and the physical implementation of the Watchdog timer downcounter is illustrated in Figure 18.

Only the 6 most significant bits may be used to define the time period, since it is bit 6 which triggers the Reset when it changes to "0". This offers the user a choice of 64 timed periods ranging from 3,072 to 196,608 clock cycles (with an oscillator frequency of 8MHz, this is equivalent to timer periods ranging from  $384\mu$ s to 24.576ms).



#### Figure 18. Watchdog Counter Control



# DIGITAL WATCHDOG (Cont'd)

3.3.1 Digital Watchdog Register (DWDR)

Address: 0D8h — Read/Write

Reset status: 1111 1110b

7							0
TO	T1	T2	Т3	Τ4	T5	SR	С

### Bit 0 = C: Watchdog Control bit

If the hardware option is selected, this bit is forced high and the user cannot change it (the Watchdog is always active). When the software option is selected, the Watchdog function is activated by setting bit C to 1, and cannot then be disabled (save by resetting the MCU).

When C is kept low the counter can be used as a 7-bit timer.

This bit is cleared to "0" on Reset.

Bit 1 = **SR**: Software Reset bit

This bit triggers a Reset when cleared.

When C = "0" (Watchdog disabled) it is the MSB of the 7-bit timer.

This bit is set to "1" on Reset.

Bits 2-7 = **T5-T0**: *Downcounter bits* 

It should be noted that the register bits are reversed and shifted with respect to the physical counter: bit-7 (T0) is the LSB of the Watchdog downcounter and bit-2 (T5) is the MSB.

These bits are set to "1" on Reset.

### 3.3.2 Application Notes

The Watchdog plays an important supporting role in the high noise immunity of ST62xx devices, and should be used wherever possible. Watchdog related options should be selected on the basis of a trade-off between application security and STOP mode availability.

When STOP mode is not required, hardware activation without EXTERNAL STOP MODE CON-TROL should be preferred, as it provides maximum security, especially during power-on.

When STOP mode is required, hardware activation and EXTERNAL STOP MODE CONTROL should be chosen. NMI should be high by default, to allow STOP mode to be entered when the MCU is idle.

The NMI pin can be connected to an I/O line (see Figure 19) to allow its state to be controlled by software. The I/O line can then be used to keep NMI low while Watchdog protection is required, or to avoid noise or key bounce. When no more processing is required, the I/O line is released and the device placed in STOP mode for lowest power consumption.

When software activation is selected and the Watchdog is not activated, the downcounter may be used as a simple 7-bit timer (remember that the bits are in reverse order).

The software activation option should be chosen only when the Watchdog counter is to be used as a timer. To ensure the Watchdog has not been unexpectedly activated, the following instructions should be executed within the first 27 instructions:

jrr 0, WD, #+3 ldi WD, 0FDH


# DIGITAL WATCHDOG (Cont'd)

These instructions test the C bit and Reset the MCU (i.e. disable the Watchdog) if the bit is set (i.e. if the Watchdog is active), thus disabling the Watchdog.

In all modes, a minimum of 28 instructions are executed after activation, before the Watchdog can generate a Reset. Consequently, user software should load the watchdog counter within the first 27 instructions following Watchdog activation (software mode), or within the first 27 instructions executed following a Reset (hardware activation).


It should be noted that when the GEN bit is low (interrupts disabled), the NMI interrupt is active but cannot cause a wake up from STOP/WAIT modes.





*[*577

Figure 20. Digital Watchdog Block Diagram



# 3.4 INTERRUPTS

The CPU can manage four Maskable Interrupt sources, in addition to a Non Maskable Interrupt source (top priority interrupt). Each source is associated with a specific Interrupt Vector which contains a Jump instruction to the associated interrupt service routine. These vectors are located in Program space (see Table 7).

When an interrupt source generates an interrupt request, and interrupt processing is enabled, the PC register is loaded with the address of the interrupt vector (i.e. of the Jump instruction), which then causes a Jump to the relevant interrupt service routine, thus servicing the interrupt.

Interrupt sources are linked to events either on external pins, or on chip peripherals. Several events can be ORed on the same interrupt source, and relevant flags are available to determine which event triggered the interrupt.

The Non Maskable Interrupt request has the highest priority and can interrupt any interrupt routine at any time; the other four interrupts cannot interrupt each other. If more than one interrupt request is pending, these are processed by the processor core according to their priority level: source #1 has the higher priority while source #4 the lower. The priority of each interrupt source is fixed.

Interrupt Source	Priority	Vector Address
Interrupt source #0	1	(FFCh-FFDh)
Interrupt source #1	2	(FF6h-FF7h)
Interrupt source #2	3	(FF4h-FF5h)
Interrupt source #3	4	(FF2h-FF3h)
Interrupt source #4	5	(FF0h-FF1h)

### Table 7. Interrupt Vector Map

### 3.4.1 Interrupt request

All interrupt sources but the Non Maskable Interrupt source can be disabled by setting accordingly the GEN bit of the Interrupt Option Register (IOR). This GEN bit also defines if an interrupt source, including the Non Maskable Interrupt source, can restart the MCU from STOP/WAIT modes.

Interrupt request from the Non Maskable Interrupt source #0 is latched by a flip flop which is automat-

ically reset by the core at the beginning of the nonmaskable interrupt service routine.

Interrupt request from source #1 can be configured either as edge or level sensitive by setting accordingly the LES bit of the Interrupt Option Register (IOR).

Interrupt request from source #2 are always edge sensitive. The edge polarity can be configured by setting accordingly the ESB bit of the Interrupt Option Register (IOR).

Interrupt request from sources #3 & #4 are level sensitive.

In edge sensitive mode, a latch is set when a edge occurs on the interrupt source line and is cleared when the associated interrupt routine is started. So, the occurrence of an interrupt can be stored, until completion of the running interrupt routine before being processed. If several interrupt requests occurs before completion of the running interrupt routine, only the first request is stored.

Storage of interrupt requests is not available in level sensitive mode. To be taken into account, the low level must be present on the interrupt pin when the MCU samples the line after instruction execution.

At the end of every instruction, the MCU tests the interrupt lines: if there is an interrupt request the next instruction is not executed and the appropriate interrupt service routine is executed instead.

Table 8.	. Interrupt	Option	Register	Description
----------	-------------	--------	----------	-------------

GEN	SET	Enable all interrupts
GEN	CLEARED	Disable all interrupts
ESB	SET	Rising edge mode on inter- rupt source #2
	CLEARED	Falling edge mode on inter- rupt source #2
LES	SET	Level-sensitive mode on in- terrupt source #1
	CLEARED	Falling edge mode on inter- rupt source #1
OTHERS	NOT USED	

### INTERRUPTS (Cont'd)

### 3.4.2 Interrupt Procedure

The interrupt procedure is very similar to a call procedure, indeed the user can consider the interrupt as an asynchronous call procedure. As this is an asynchronous event, the user cannot know the context and the time at which it occurred. As a result, the user should save all Data space registers which may be used within the interrupt routines. There are separate sets of processor flags for normal, interrupt and non-maskable interrupt modes, which are automatically switched and so do not need to be saved.

The following list summarizes the interrupt procedure:

### MCU

- The interrupt is detected.
- The C and Z flags are replaced by the interrupt flags (or by the NMI flags).
- The PC contents are stored in the first level of the stack.
- The normal interrupt lines are inhibited (NMI still active).
- The first internal latch is cleared.
- The associated interrupt vector is loaded in the PC.

**WARNING:** In some circumstances, when a maskable interrupt occurs while the ST6 core is in NORMAL mode and especially during the execution of an "Idi IOR, 00h" instruction (disabling all maskable interrupts): if the interrupt arrives during the first 3 cycles of the "Idi" instruction (which is a 4-cycle instruction) the core will switch to interrupt mode BUT the flags CN and ZN will NOT switch to the interrupt pair CI and ZI.

### User


- User selected registers are saved within the interrupt service routine (normally on a software stack).
- The source of the interrupt is found by polling the interrupt flags (if more than one source is associated with the same vector).
- The interrupt is serviced.
- Return from interrupt (RETI)

## MCU

 Automatically the MCU switches back to the normal flag set (or the interrupt flag set) and pops the previous PC value from the stack.

The interrupt routine usually begins by the identifying the device which generated the interrupt request (by polling). The user should save the registers which are used within the interrupt routine in a software stack. After the RETI instruction is executed, the MCU returns to the main routine.





*[*57]

### INTERRUPTS (Cont'd)

# 3.4.3 Interrupt Option Register (IOR)

The Interrupt Option Register (IOR) is used to enable/disable the individual interrupt sources and to select the operating mode of the external interrupt inputs. This register is write-only and cannot be accessed by single-bit operations.

Address: 0C8h — Write Only

Reset status: 00h

 $S_{I}$ 

7							0
-	LES	ESB	GEN	-	-	-	-

Bit 7, Bits 3-0 = Unused.

Bit 6 = LES: Level/Edge Selection bit.

When this bit is set to one, the interrupt source #1 is level sensitive. When cleared to zero the edge sensitive mode for interrupt request is selected.

# **Table 9Interrupt Requests and Mask Bits**

Bit 5 = **ESB**: *Edge Selection bit.* 

The bit ESB selects the polarity of the interrupt source #2.

Bit 4 = **GEN**: *Global Enable Interrupt*. When this bit is set to one, all interrupts are enabled. When this bit is cleared to zero all the interrupts (excluding NMI) are disabled.

When the GEN bit is low, the NMI interrupt is active but cannot cause a wake up from STOP/WAIT modes.

This register is cleared on reset.

### 3.4.4 Interrupt sources


Interrupt sources available on these MCUs are summarized in the Table 9 with associated mask bit to enable/disable the interrupt request.

Peripheral	Register	Address Register	Mask bit	Masked Interrupt Source	Interrupt vector
GENERAL	IOR	C8h	GEN	All Interrupts, excluding NMI	
TIMER	TSCR1	D4h	ETI	TMZ: TIMER Overflow	Vector 4
A/D CONVERTER	ADCR	D1h	EAI	EOC: End of Conversion	Vector 4
AR TIMER	ARMC	D5h	OVIE CPIE EIE	OVF: AR TIMER Overflow CPF: Successful compare EF: Active edge on ARTIMin	Vector 3
SPI	SPIMOD	E2h	SPIE	SPRUN: End of Transmission	Vector 2
Port PAn	ORPA-DRPA	C0h-C4h	ORPAn-DRPAn	PAn pin	Vector 1
Port PBn	ORPB-DRPB	C1h-C5h	ORPBn-DRPBn	PBn pin	Vector 1
Port PCn	ORPC-DRPC	C2h-C6h	ORPCn-DRPCn	PCn pin	Vector 2

33/84

# INTERRUPTS (Cont'd)

# Figure 22. Interrupt Block Diagram



### **3.5 POWER SAVING MODES**

The WAIT and STOP modes have been implemented in the ST62xx family of MCUs in order to reduce the product's electrical consumption during idle periods. These two power saving modes are described in the following paragraphs.

### 3.5.1 WAIT Mode

 $S_{I}$ 

The MCU goes into WAIT mode as soon as the WAIT instruction is executed. The microcontroller can be considered as being in a "software frozen" state where the core stops processing the program instructions, the RAM contents and peripheral registers are preserved as long as the power supply voltage is higher than the RAM retention voltage. In this mode the peripherals are still active.

WAIT mode can be used when the user wants to reduce the MCU power consumption during idle periods, while not losing track of time or the capability of monitoring external events. The active oscillator is not stopped in order to provide a clock signal to the peripherals. Timer counting may be enabled as well as the Timer interrupt, before entering the WAIT mode: this allows the WAIT mode to be exited when a Timer interrupt occurs. The same applies to other peripherals which use the clock signal.

If the WAIT mode is exited due to a Reset (either by activating the external pin or generated by the Watchdog), the MCU enters a normal reset procedure. If an interrupt is generated during WAIT mode, the MCU's behaviour depends on the state of the processor core prior to the WAIT instruction, but also on the kind of interrupt request which is generated. This is described in the following paragraphs. The processor core does not generate a delay following the occurrence of the interrupt, because the oscillator clock is still available and no stabilisation period is necessary.

### 3.5.2 STOP Mode

If the Watchdog is disabled, STOP mode is available. When in STOP mode, the MCU is placed in the lowest power consumption mode. In this operating mode, the microcontroller can be considered as being "frozen", no instruction is executed, the oscillator is stopped, the RAM contents and peripheral registers are preserved as long as the power supply voltage is higher than the RAM retention voltage, and the ST62xx core waits for the occurrence of an external interrupt request or a Reset to exit the STOP state.

If the STOP state is exited due to a Reset (by activating the external pin) the MCU will enter a normal reset procedure. Behaviour in response to interrupts depends on the state of the processor core prior to issuing the STOP instruction, and also on the kind of interrupt request that is generated.

This case will be described in the following paragraphs. The processor core generates a delay after occurrence of the interrupt request, in order to wait for complete stabilisation of the oscillator, before executing the first instruction.

35/84

# **POWER SAVING MODE** (Cont'd)

### 3.5.3 Exit from WAIT and STOP Modes

The following paragraphs describe how the MCU exits from WAIT and STOP modes, when an interrupt occurs (not a Reset). It should be noted that the restart sequence depends on the original state of the MCU (normal, interrupt or non-maskable interrupt mode) prior to entering WAIT or STOP mode, as well as on the interrupt type.

Interrupts do not affect the oscillator selection.

### 3.5.3.1 Normal Mode

If the MCU was in the main routine when the WAIT or STOP instruction was executed, exit from Stop or Wait mode will occur as soon as an interrupt occurs; the related interrupt routine is executed and, on completion, the instruction which follows the STOP or WAIT instruction is then executed, providing no other interrupts are pending.

### 3.5.3.2 Non Maskable Interrupt Mode

If the STOP or WAIT instruction has been executed during execution of the non-maskable interrupt routine, the MCU exits from the Stop or Wait mode as soon as an interrupt occurs: the instruction which follows the STOP or WAIT instruction is executed, and the MCU remains in non-maskable interrupt mode, even if another interrupt has been generated.

### 3.5.3.3 Normal Interrupt Mode

If the MCU was in interrupt mode before the STOP or WAIT instruction was executed, it exits from STOP or WAIT mode as soon as an interrupt occurs. Nevertheless, two cases must be considered:

 If the interrupt is a normal one, the interrupt routine in which the WAIT or STOP mode was entered will be completed, starting with the execution of the instruction which follows the STOP or the WAIT instruction, and the MCU is still in the interrupt mode. At the end of this routine pending interrupts will be serviced in accordance with their priority.

 In the event of a non-maskable interrupt, the non-maskable interrupt service routine is processed first, then the routine in which the WAIT or STOP mode was entered will be completed by executing the instruction following the STOP or WAIT instruction. The MCU remains in normal interrupt mode.

### Notes:

To achieve the lowest power consumption during RUN or WAIT modes, the user program must take care of:

- configuring unused I/Os as inputs without pull-up (these should be externally tied to well defined logic levels);
- placing all peripherals in their power down modes before entering STOP mode;

When the hardware activated Watchdog is selected, or when the software Watchdog is enabled, the STOP instruction is disabled and a WAIT instruction will be executed in its place.

If all interrupt sources are disabled (GEN low), the MCU can only be restarted by a Reset. Although setting GEN low does not mask the NMI as an interrupt, it will stop it generating a wake-up signal.

The WAIT and STOP instructions are not executed if an enabled interrupt request is pending.

*[*577

# **4 ON-CHIP PERIPHERALS**

# 4.1 I/O PORTS

The MCU features Input/Output lines which may be individually programmed as any of the following input or output configurations:

- Input without pull-up or interrupt
- Input with pull-up and interrupt
- Input with pull-up, but without interrupt
- Analog input

57

- Push-pull output
- Open drain output

The lines are organised as bytewise Ports.

Each port is associated with 3 registers in Data space. Each bit of these registers is associated with a particular line (for instance, bits 0 of Port A Data, Direction and Option registers are associated with the PA0 line of Port A).

The DATA registers (DRx), are used to read the voltage level values of the lines which have been configured as inputs, or to write the logic value of the signal to be output on the lines configured as outputs. The port data registers can be read to get the effective logic levels of the pins, but they can




be also written by user software, in conjunction with the related option registers, to select the different input mode options.

Single-bit operations on I/O registers are possible but care is necessary because reading in input mode is done from I/O pins while writing will directly affect the Port data register causing an undesired change of the input configuration.

The Data Direction registers (DDRx) allow the data direction (input or output) of each pin to be set.

The Option registers (ORx) are used to select the different port options available both in input and in output mode.

All I/O registers can be read or written to just as any other RAM location in Data space, so no extra RAM cells are needed for port data storage and manipulation. During MCU initialization, all I/O registers are cleared and the input mode with pull-ups and no interrupt generation is selected for all the pins, thus avoiding pin conflicts.



## I/O PORTS (Cont'd)

## 4.1.1 Operating Modes

Each pin may be individually programmed as input or output with various configurations.

This is achieved by writing the relevant bit in the Data (DR), Data Direction (DDR) and Option registers (OR). Table 10 illustrates the various port configurations which can be selected by user software.

### 4.1.1.1 Input Options

Pull-up, High Impedance Option. All input lines can be individually programmed with or without an internal pull-up by programming the OR and DR registers accordingly. If the pull-up option is not selected, the input pin will be in the high-impedance state.

## 4.1.1.2 Interrupt Options

All input lines can be individually connected by software to the interrupt system by programming the OR and DR registers accordingly. The interrupt trigger modes (falling edge, rising edge and low level) can be configured by software as described in the Interrupt Chapter for each port.

## 4.1.1.3 Analog Input Options

Some pins can be configured as analog inputs by programming the OR and DR registers accordingly. These analog inputs are connected to the onchip 8-bit Analog to Digital Converter. *ONLY ONE* pin should be programmed as an analog input at any time, since by selecting more than one input simultaneously their pins will be effectively shorted.

DDR	OR	DR	Mode	Option
0	0	0	Input	With pull-up, no interrupt
0	0	1	Input	No pull-up, no interrupt
0	1	0	Input	With pull-up and with interrupt
0	1	1	Input	Analog input (when available)
1	0	Х	Output	Open-drain output (20mA sink when available)
1	1	Х	Output	Push-pull output (20mA sink when available)

#### Table 10. I/O Port Option Selection

Note: X = Don't care



## I/O PORTS (Cont'd)

#### 4.1.2 Safe I/O State Switching Sequence

Switching the I/O ports from one state to another should be done in a sequence which ensures that no unwanted side effects can occur. The recommended safe transitions are illustrated in Figure 24. All other transitions are potentially risky and should be avoided when changing the I/O operating mode, as it is most likely that undesirable sideeffects will be experienced, such as spurious interrupt generation or two pins shorted together by the analog multiplexer.

Single bit instructions (SET, RES, INC and DEC) should be used with great caution on Ports Data registers, since these instructions make an implicit read and write back of the entire register. In port input mode, however, the data register reads from the input pins directly, and not from the data register latches. Since data register information in input mode is used to set the characteristics of the input pin (interrupt, pull-up, analog input), these may be unintentionally reprogrammed depending on the state of the input pins. As a general rule, it is better to limit the use of single bit instructions on data registers to when the whole (8-bit) port is in output mode. In the case of inputs or of mixed inputs and

outputs, it is advisable to keep a copy of the data register in RAM. Single bit instructions may then be used on the RAM copy, after which the whole copy register can be written to the port data register:


SET bit, datacopy LD a, datacopy LD DRA, a


**Warning:** Care must also be taken to not use instructions that act on a whole port register (INC, DEC, or read operations) when all 8 bits are not available on the device. Unavailable bits must be masked by software (AND instruction).

The WAIT and STOP instructions allow the ST62xx to be used in situations where low power consumption is needed. The lowest power consumption is achieved by configuring I/Os in input mode with well-defined logic levels.

The user must take care not to switch outputs with heavy loads during the conversion of one of the analog inputs in order to avoid any disturbance to the conversion.

#### Figure 24. Diagram showing Safe I/O State Transitions





 $\Sigma$ 

# I/O PORTS (Cont'd) Table 11I/O Port Option Selections

MODE	AVAILABLE ON <sup>(1)</sup>	SCHEMATIC
Input	PA0-PA3 PB0-PB3, PB6-PB7 PC2-PC4	Data in Interrupt
Input with pull up	PA0-PA3 PB0-PB3, PB6-PB7 PC2-PC4	Data in Data in Interrupt
Input with pull up with interrupt	PA0-PA3 PB0-PB3, PB6-PB7 PC2-PC4	Data in Data in Interrupt
Analog Input	PA0-PA3 PC2-PC4	ADC
Open drain output 5mA	PA0-PA3 PC2-PC4	
Open drain output 30mA	PB0-PB3, PB6-PB7	Data out
Push-pull output 5mA	PA0-PA3 PC2-PC4	
Push-pull output 30mA	PB0-PB3, PB6-PB7	Data out

Note 1. Provided the correct configuration has been selected.



## I/O PORTS (Cont'd)

#### 4.1.3 AR Timer Alternate function Option

When bit PWMOE of register ARMC is low, pin AR-TIMout/PB7 is configured as any standard pin of port B through the port registers. When PWMOE is high, ARTIMout/PB7 is the PWM output, independently of the port registers configuration.

ARTIMin/PB6 is connected to the AR Timer input. It is configured through the port registers as any standard pin of port B. To use ARTIMin/PB6 as AR Timer input, it must be configured as input through DDRB.

#### 4.1.4 SPI Alternate function Option

PC2/PC4 are used as standard I/O as long as bit SPCLK of the SPI Mode Register is kept low. When PC2/Sin is configured as input, it is automatically connected to the SPI shift register input, independent of the state at SPCLK.


PC3/SOUT is configured as SPI push-pull output by setting bit 0 of the Miscellaneous register (address DDh), regardless of the state of Port C registers. PC4/SCK is configured as push-pull output clock (master mode) by programming it as pushpull output through DDRC register and by setting bit SPCLK of the SPI Mode Register.

PC4/SCK is configured as input clock (slave mode) by programming it as input through DDRC register and by clearing bit SPCLK of the SPI Mode Register. With this configuration, PC4 can simultaneously be used as an input.

# ST62T53C/T60C/T63C ST62E60C

# I/O PORTS (Cont'd)

# Figure 25Peripheral Interface Configuration of SPI, Timer 1 and AR Timer



### 4.2 TIMER

The MCU features an on-chip Timer peripheral, consisting of an 8-bit counter with a 7-bit programmable prescaler, giving a maximum count of 2<sup>15</sup>.

Figure 26 shows the Timer Block Diagram. The content of the 8-bit counter can be read/written in the Timer/Counter register, TCR, which can be addressed in Data space as a RAM location at address 0D3h. The state of the 7-bit prescaler can be read in the PSC register at address 0D2h. The control logic device is managed in the TSCR register as described in the following paragraphs.

The 8-bit counter is decrement by the output (rising edge) coming from the 7-bit prescaler and can be loaded and read under program control. When it decrements to zero then the TMZ (Timer Zero)bit in the TSCR is set. If the ETI (Enable Timer Interrupt) bit in the TSCR is also set, an interrupt request is generated. The Timer interrupt can be used to exit the MCU from WAIT mode. The prescaler input is the internal frequency (f<sub>INT</sub>) divided by 12. The prescaler decrements on the rising edge. Depending on the division factor programmed by PS2, PS1 and PS0 bits in the TSCR (see Figure 12), the clock input of the timer/counter register is multiplexed to different sources. For division factor 1, the clock input of the prescaler is also that of timer/counter; for factor 2, bit 0 of the prescaler register is connected to the clock input of TCR. This bit changes its state at half the frequency of the prescaler input clock. For factor 4, bit 1 of the PSC is connected to the clock input of TCR, and so forth. The prescaler initialize bit, PSI, in the TSCR register must be set to allow the prescaler (and hence the counter) to start. If it is cleared, all the prescaler bits are set and the counter is inhibited from counting. The prescaler can be loaded with any value between 0 and 7Fh, if bit PSI is set. The prescaler tap is selected by means of the PS2/PS1/PS0 bits in the control register.

Figure 27 illustrates the Timer's working principle.




Figure 26. Timer Block Diagram

TIMER (Cont'd)

## 4.2.1 Timer Operation

The Timer prescaler is clocked by the prescaler clock input (f<sub>INT</sub>  $\div$  12).

The user can select the desired prescaler division ratio through the PS2, PS1, PS0 bits. When the TCR count reaches 0, it sets the TMZ bit in the TSCR. The TMZ bit can be tested under program control to perform a timer function whenever it goes high.

# 4.2.2 Timer Interrupt

When the counter register decrements to zero with the ETI (Enable Timer Interrupt) bit set to one, an interrupt request associated with Interrupt Vector #4 is generated. When the counter decrements to


Figure 27. Timer Working Principle

zero, the TMZ bit in the TSCR register is set to one.

## 4.2.3 Application Notes

TMZ is set when the counter reaches zero; however, it may also be set by writing 00h in the TCR register or by setting bit 7 of the TSCR register. The TMZ bit must be cleared by user software when servicing the timer interrupt to avoid undesired interrupts when leaving the interrupt service routine. After reset, the 8-bit counter register is loaded with 0FFh, while the 7-bit prescaler is loaded with 07Fh, and the TSCR register is cleared. This means that the Timer is stopped (PSI="0") and the timer interrupt is disabled.

<u>//ک</u>



**TIMER** (Cont'd)

A write to the TCR register will predominate over the 8-bit counter decrement to 00h function, i.e. if a write and a TCR register decrement to 00h occur simultaneously, the write will take precedence, and the TMZ bit is not set until the 8-bit counter reaches 00h again. The values of the TCR and the PSC registers can be read accurately at any time.

# 4.2.4 Timer Registers Timer Status Control Register (TSCR)

Address: 0D4h — Read/Write

7							0
TMZ	ETI	D5	D4	PSI	PS2	PS1	PS0

## Bit 7 = TMZ: Timer Zero bit

A low-to-high transition indicates that the timer count register has decrement to zero. This bit must be cleared by user software before starting a new count.

#### Bit 6 = ETI: Enable Timer Interrup

When set, enables the timer interrupt request (vector #4). If ETI=0 the timer interrupt is disabled. If ETI=1 and TMZ=1 an interrupt request is generated.

Bit 5 = D5: Reserved

Must be set to "1".

Bit 4 = **D4** 

Do not care.

Bit 3 = **PSI**: Prescaler Initialize Bit

Used to initialize the prescaler and inhibit its counting. When PSI="0" the prescaler is set to 7Fh and the counter is inhibited. When PSI="1" the prescaler is enabled to count downwards. As long as PSI="0" both counter and prescaler are not running.

Bit 2, 1, 0 = **PS2**, **PS1**, **PS0**: *Prescaler Mux. Select.* These bits select the division ratio of the prescaler register.

Table 12. Prescaler Di	ivision Factors
------------------------	-----------------

PS2	PS1	PS0	Divided by
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32 64 128
1	1	0	64
1	1	1	128

## **Timer Counter Register (TCR)**

Address: 0D3h — Read/Write

7							0
D7	D6	D5	D4	D3	D2	D1	D0

Bit 7-0 = D7-D0: Counter Bits.

# **Prescaler Register PSC**

Address: 0D2h — Read/Write

7							0	_
D7	D6	D5	D4	D3	D2	D1	D0	

Bit 7 = D7: Always read as "0".

Bit 6-0 = **D6-D0**: Prescaler Bits.

## 4.3 AUTO-RELOAD TIMER

The Auto-Reload Timer (AR Timer) on-chip peripheral consists of an 8-bit timer/counter with compare and capture/reload capabilities and of a 7-bit prescaler with a clock multiplexer, enabling the clock input to be selected as  $f_{INT}$ ,  $f_{INT/3}$  or an external clock source. A Mode Control Register, ARMC, two Status Control Registers, ARSC0 and ARSC1, an output pin, ARTIMout, and an input pin, ARTIMin, allow the Auto-Reload Timer to be used in 4 modes:

- Auto-reload (PWM generation),
- Output compare and reload on external event (PLL),
- Input capture and output compare for time measurement.
- Input capture and output compare for period measurement.

The AR Timer can be used to wake the MCU from WAIT mode either with an internal or with an external clock. It also can be used to wake the MCU from STOP mode, if used with an external clock signal connected to the ARTIMin pin. A Load register allows the program to read and write the counter on the fly.

#### 4.3.1 AR Timer Description

The AR COUNTER is an 8-bit up-counter incremented on the input clock's rising edge. The counter is loaded from the ReLoad/Capture Register, ARRC, for auto-reload or capture operations, as well as for initialization. Direct access to the AR counter is not possible; however, by reading or writing the ARLR load register, it is possible to read or write the counter's contents on the fly.

The AR Timer's input clock can be either the internal clock (from the Oscillator Divider), the internal clock divided by 3, or the clock signal connected to the ARTIMin pin. Selection between these clock sources is effected by suitably programming bits CC0-CC1 of the ARSC1 register. The output of the AR Multiplexer feeds the 7-bit programmable AR Prescaler, ARPSC, which selects one of the 8 available taps of the prescaler, as defined by PSC0-PSC2 in the AR Mode Control Register. Thus the division factor of the prescaler can be set to 2n (where n = 0, 1,..7).

The clock input to the AR counter is enabled by the TEN (Timer Enable) bit in the ARMC register. When TEN is reset, the AR counter is stopped and

the prescaler and counter contents are frozen. When TEN is set, the AR counter runs at the rate of the selected clock source. The counter is cleared on system reset.

The AR counter may also be initialized by writing to the ARLR load register, which also causes an immediate copy of the value to be placed in the AR counter, regardless of whether the counter is running or not. Initialization of the counter, by either method, will also clear the ARPSC register, whereupon counting will start from a known value.

#### 4.3.2 Timer Operating Modes

Four different operating modes are available for the AR Timer:

Auto-reload Mode with PWM Generation. This mode allows a Pulse Width Modulated signal to be generated on the ARTIMout pin with minimum Core processing overhead.

The free running 8-bit counter is fed by the prescaler's output, and is incremented on every rising edge of the clock signal.

When a counter overflow occurs, the counter is automatically reloaded with the contents of the Reload/Capture Register, ARCC, and ARTIMout is set. When the counter reaches the value contained in the compare register (ARCP), ARTIMout is reset.


On overflow, the OVF flag of the ARSC0 register is set and an overflow interrupt request is generated if the overflow interrupt enable bit, OVIE, in the Mode Control Register (ARMC), is set. The OVF flag must be reset by the user software.

When the counter reaches the compare value, the CPF flag of the ARSC0 register is set and a compare interrupt request is generated, if the Compare Interrupt enable bit, CPIE, in the Mode Control Register (ARMC), is set. The interrupt service routine may then adjust the PWM period by loading a new value into ARCP. The CPF flag must be reset by user software.

The PWM signal is generated on the ARTIMout pin (refer to the Block Diagram). The frequency of this signal is controlled by the prescaler setting and by the auto-reload value present in the Reload/Capture register, ARRC. The duty cycle of the PWM signal is controlled by the Compare Register, ARCP.

57

# Figure 28. AR Timer Block Diagram



It should be noted that the reload values will also affect the value and the resolution of the duty cycle of PWM output signal. To obtain a signal on ARTI-Mout, the contents of the ARCP register must be greater than the contents of the ARRC register.

The maximum available resolution for the ARTI-Mout duty cycle is:


#### Resolution = 1/[255-(ARRC)]

Where ARRC is the content of the Reload/Capture register. The compare value loaded in the Compare Register, ARCP, must be in the range from (ARRC) to 255.

The ARTC counter is initialized by writing to the ARRC register and by then setting the TCLD (Timer Load) and the TEN (Timer Clock Enable) bits in the Mode Control register, ARMC.

Enabling and selection of the clock source is controlled by the CC0, CC1, SL0 and SL1 bits in the Status Control Register, ARSC1. The prescaler division ratio is selected by the PS0, PS1 and PS2 bits in the ARSC1 register.

In Auto-reload Mode, any of the three available clock sources can be selected: Internal Clock, Internal Clock divided by 3 or the clock signal present on the ARTIMin pin.







**Capture Mode with PWM Generation**. In this mode, the AR counter operates as a free running 8-bit counter fed by the prescaler output. The counter is incremented on every clock rising edge.

An 8-bit capture operation from the counter to the ARRC register is performed on every active edge on the ARTIMin pin, when enabled by Edge Control bits SL0, SL1 in the ARSC1 register. At the same time, the External Flag, EF, in the ARSC0 register is set and an external interrupt request is generated if the External Interrupt Enable bit, EIE, in the ARMC register, is set. The EF flag must be reset by user software.

Each ARTC overflow sets ARTIMout, while a match between the counter and ARCP (Compare Register) resets ARTIMout and sets the compare flag, CPF. A compare interrupt request is generated if the related compare interrupt enable bit, CPIE, is set. A PWM signal is generated on ARTI-Mout. The CPF flag must be reset by user software.

The frequency of the generated signal is determined by the prescaler setting. The duty cycle is determined by the ARCP register.

Initialization and reading of the counter are identical to the auto-reload mode (see previous description).

Enabling and selection of clock sources is controlled by the CC0 and CC1 bits in the AR Status Control Register, ARSC1.

The prescaler division ratio is selected by programming the PS0, PS1 and PS2 bits in the ARSC1 Register.

In Capture mode, the allowed clock sources are the internal clock and the internal clock divided by 3; the external ARTIMin input pin should not be used as a clock source.

Capture Mode with Reset of counter and prescaler, and PWM Generation. This mode is identical to the previous one, with the difference that a capture condition also resets the counter and the prescaler, thus allowing easy measurement of the time between two captures (for input period measurement on the ARTIMin pin).

**Load on External Input**. The counter operates as a free running 8-bit counter fed by the prescaler.

the count is incremented on every clock rising edge.

Each counter overflow sets the ARTIMout pin. A match between the counter and ARCP (Compare Register) resets the ARTIMout pin and sets the compare flag, CPF. A compare interrupt request is generated if the related compare interrupt enable bit, CPIE, is set. A PWM signal is generated on ARTIMout. The CPF flag must be reset by user software.

Initialization of the counter is as described in the previous paragraph. In addition, if the external AR-TIMin input is enabled, an active edge on the input pin will copy the contents of the ARRC register into the counter, whether the counter is running or not.

## Notes:

The allowed AR Timer clock sources are the following:

AR Timer Mode	Clock Sources
Auto-reload mode	f <sub>INT</sub> , f <sub>INT/3</sub> , ARTIMin
Capture mode	f <sub>INT</sub> , f <sub>INT/3</sub>
Capture/Reset mode	f <sub>INT</sub> , f <sub>INT/3</sub>
External Load mode	f <sub>INT</sub> , f <sub>INT/3</sub>

The clock frequency should not be modified while the counter is counting, since the counter may be set to an unpredictable value. For instance, the multiplexer setting should not be modified while the counter is counting.

Loading of the counter by any means (by auto-reload, through ARLR, ARRC or by the Core) resets the prescaler at the same time.

Care should be taken when both the Capture interrupt and the Overflow interrupt are used. Capture and overflow are asynchronous. If the capture occurs when the Overflow Interrupt Flag, OVF, is high (between counter overflow and the flag being reset by software, in the interrupt routine), the External Interrupt Flag, EF, may be cleared simultaneusly without the interrupt being taken into account.

The solution consists in resetting the OVF flag by writing 06h in the ARSC0 register. The value of EF is not affected by this operation. If an interrupt has occured, it will be processed when the MCU exits from the interrupt routine (the second interrupt is latched).

# 4.3.3 AR Timer Registers

AR Mode Control Register (ARMC)

Address: D5h — Read/Write

Reset status: 00h

7							0
TCLD	TEN	PWMOE	EIE	CPIE	OVIE	ARMC1	ARMCO

The AR Mode Control Register ARMC is used to program the different operating modes of the AR Timer, to enable the clock and to initialize the counter. It can be read and written to by the Core and it is cleared on system reset (the AR Timer is disabled).

Bit 7 = **TLCD**: *Timer Load Bit.* This bit, when set, will cause the contents of ARRC register to be loaded into the counter and the contents of the prescaler register, ARPSC, are cleared in order to initialize the timer before starting to count. This bit is write-only and any attempt to read it will yield a logical zero.

Bit 6 = **TEN**: *Timer Clock Enable*. This bit, when set, allows the timer to count. When cleared, it will stop the timer and freeze ARPSC and ARTSC.

Bit 5 = **PWMOE**: *PWM Output Enable.* This bit, when set, enables the PWM output on the ARTI-Mout pin. When reset, the PWM output is disabled.

Bit 4 = **EIE**: *External Interrupt Enable.* This bit, when set, enables the external interrupt request. When reset, the external interrupt request is masked. If EIE is set and the related flag, EF, in the ARSC0 register is also set, an interrupt request is generated.

Bit 3 = **CPIE**: *Compare Interrupt Enable.* This bit, when set, enables the compare interrupt request. If CPIE is reset, the compare interrupt request is masked. If CPIE is set and the related flag, CPF, in the ARSC0 register is also set, an interrupt request is generated.

Bit 2 = **OVIE**: *Overflow Interrupt*. This bit, when set, enables the overflow interrupt request. If OVIE is reset, the compare interrupt request is masked. If OVIE is set and the related flag, OVF in the

ARSC0 register is also set, an interrupt request is generated.

Bit 1-0 = **ARMC1-ARMC0**: *Mode Control Bits 1-0*. These are the operating mode control bits. The following bit combinations will select the various operating modes:

ARMC1	ARMC0	Operating Mode
0	0	Auto-reload Mode
0	1	Capture Mode
1	0	Capture Mode with Reset of ARTC and ARPSC
1	1	Load on External Edge Mode

AR Timer Status/Control Registers ARSC0 &

**ARSC1.** These registers contain the AR Timer status information bits and also allow the programming of clock sources, active edge and prescaler multiplexer setting.

ARSC0 register bits 0,1 and 2 contain the interrupt flags of the AR Timer. These bits are read normally. Each one may be reset by software. Writing a one does not affect the bit value.

### AR Status Control Register 0 (ARSC0)

Address: D6h — Read/Clear

7							0
D7	D6	D5	D4	D3	EF	CPF	OVF

Bits 7-3 = **D7-D3**: *Unused* 

Bit 2 = **EF**: *External Interrupt Flag.* This bit is set by any active edge on the external ARTIMin input pin. The flag is cleared by writing a zero to the EF bit.

Bit 1 = CPF: Compare Interrupt Flag. This bit is set if the contents of the counter and the ARCP register are equal. The flag is cleared by writing a zero to the CPF bit.

Bit 0 = OVF: Overflow Interrupt Flag. This bit is set by a transition of the counter from FFh to 00h (overflow). The flag is cleared by writing a zero to the OVF bit.



# AUTO-RELOAD TIMER (Cont'd) AR Status Control Register 1(ARSC1)

Address: D7h - Read/Write

7							0	_
PS2	PS1	PS0	D4	SL1	SL0	CC1	CC0	

Bist 7-5 = **PS2-PS0**: *Prescaler Division Selection Bits 2-0.* These bits determine the Prescaler division ratio. The prescaler itself is not affected by these bits. The prescaler division ratio is listed in the following table:

**Table 13. Prescaler Division Ratio Selection** 

PS2	PS1	PS0	ARPSC Division Ratio
0	0	0	1
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	16
1	0	1	32
1	1	0	64
1	1	1	128

Bit 4 = D4: Reserved. Must be kept reset.

Bit 3-2 = **SL1-SL0**: *Timer Input Edge Control Bits 1-0*. These bits control the edge function of the Timer input pinfor external synchronization. If bit SL0 is reset, edge detection is disabled; if set edge detection is enabled. If bit SL1 is reset, the AR Timer input pin is rising edge sensitive; if set, it is falling edge sensitive.

SL1	SL0	Edge Detection
Х	0	Disabled
0	1	Rising Edge
1	1	Falling Edge

Bit 1-0 = **CC1-CC0**: *Clock Source Select Bit 1-0.* These bits select the clock source for the AR Timer through the AR Multiplexer. The programming of the clock sources is explained in the following Table 14:

Table 14. Clock Source Selection.

CC1	CC0	Clock Source
0	0	F <sub>int</sub>
0	1	F <sub>int</sub> Divided by 3
1	0	ARTIMin Input Clock
1	1	Reserved

**AR Load Register ARLR**. The ARLR load register is used to read or write the ARTC counter register "on the fly" (while it is counting). The ARLR register is not affected by system reset.

# AR Load Register (ARLR)

Address: DBh - Read/Write

7							0
D7	D6	D5	D4	D3	D2	D1	D0

Bit 7-0 = **D7-D0**: *Load Register Data Bits.* These are the load register data bits.

AR Reload/Capture Register. The ARRC reload/ capture register is used to hold the auto-reload value which is automatically loaded into the counter when overflow occurs.

### AR Reload/Capture (ARRC)

Address: D9h — Read/Write

7							0
D7	D6	D5	D4	D3	D2	D1	D0

Bit 7-0 = **D7-D0**: *Reload/Capture Data Bits*. These are the Reload/Capture register data bits.

**AR Compare Register**. The CP compare register is used to hold the compare value for the compare function.

### AR Compare Register (ARCP)

Address: DAh — Read/Write

7							0
D7	D6	D5	D4	D3	D2	D1	D0

Bit 7-0 = **D7-D0**: *Compare Data Bits*. These are the Compare register data bits.

# 4.4 A/D CONVERTER (ADC)

The A/D converter peripheral is an 8-bit analog to digital converter with analog inputs as alternate I/O functions (the number of which is device dependent), offering 8-bit resolution with a typical conversion time of 70us (at an oscillator clock frequency of 8MHz).

The ADC converts the input voltage by a process of successive approximations, using a clock frequency derived from the oscillator with a division factor of twelve. With an oscillator clock frequency less than 1.2MHz, conversion accuracy is decreased.

Selection of the input pin is done by configuring the related I/O line as an analog input via the Option and Data registers (refer to I/O ports description for additional information). Only one I/O line must be configured as an analog input at any time. The user must avoid any situation in which more than one I/O pin is selected as an analog input simultaneously, to avoid device malfunction.

The ADC uses two registers in the data space: the ADC data conversion register, ADR, which stores the conversion result, and the ADC control register, ADCR, used to program the ADC functions.

A conversion is started by writing a "1" to the Start bit (STA) in the ADC control register. This automatically clears (resets to "0") the End Of Conversion Bit (EOC). When a conversion is complete, the EOC bit is automatically set to "1", in order to flag that conversion is complete and that the data in the ADC data conversion register is valid. Each conversion has to be separately initiated by writing to the STA bit.


The STA bit is continuously scanned so that, if the user sets it to "1" while a previous conversion is in progress, a new conversion is started before completing the previous one. The start bit (STA) is a write only bit, any attempt to read it will show a log-ical "0".

The A/D converter features a maskable interrupt associated with the end of conversion. This interrupt is associated with interrupt vector #4 and occurs when the EOC bit is set (i.e. when a conversion is completed). The interrupt is masked using the EAI (interrupt mask) bit in the control register.

The power consumption of the device can be reduced by turning off the ADC peripheral. This is done by setting the PDS bit in the ADC control register to "0". If PDS="1", the A/D is powered and enabled for conversion. This bit must be set at least one instruction before the beginning of the conversion to allow stabilisation of the A/D converter. This action is also needed before entering WAIT mode, since the A/D comparator is not automatically disabled in WAIT mode.

During Reset, any conversion in progress is stopped, the control register is reset to 40h and the ADC interrupt is masked (EAI=0).

#### Figure 30. ADC Block Diagram



### 4.4.1 Application Notes

The A/D converter does not feature a sample and hold circuit. The analog voltage to be measured should therefore be stable during the entire conversion cycle. Voltage variation should not exceed  $\pm 1/2$  LSB for the optimum conversion accuracy. A low pass filter may be used at the analog input pins to reduce input voltage variation during conversion.

When selected as an analog channel, the input pin is internally connected to a capacitor  $C_{ad}$  of typically 12pF. For maximum accuracy, this capacitor must be fully charged at the beginning of conversion. In the worst case, conversion starts one instruction (6.5  $\mu$ s) after the channel has been selected. In worst case conditions, the impedance, ASI, of the analog voltage source is calculated using the following formula:

#### $6.5\mu s = 9 \times C_{ad} \times ASI$

(capacitor charged to over 99.9%), i.e. 30 k $\Omega$  including a 50% guardband. ASI can be higher if C<sub>ad</sub> has been charged for a longer period by adding instructions before the start of conversion (adding more than 26 CPU cycles is pointless).

*[*577

## A/D CONVERTER (Cont'd)

Since the ADC is on the same chip as the microprocessor, the user should not switch heavily loaded output signals during conversion, if high precision is required. Such switching will affect the supply voltages used as analog references.

The accuracy of the conversion depends on the quality of the power supplies (V<sub>DD</sub> and V<sub>SS</sub>). The user must take special care to ensure a well regulated reference voltage is present on the V<sub>DD</sub> and V<sub>SS</sub> pins (power supply voltage variations must be less than 5V/ms). This implies, in particular, that a suitable decoupling capacitor is used at the V<sub>DD</sub> pin.

The converter resolution is given by::

The Input voltage (Ain) which is to be converted must be constant for  $1\mu s$  before conversion and remain constant during conversion.

Conversion resolution can be improved if the power supply voltage ( $V_{DD}$ ) to the microcontroller is lowered.

In order to optimise conversion resolution, the user can configure the microcontroller in WAIT mode, because this mode minimises noise disturbances and power supply variations due to output switching. Nevertheless, the WAIT instruction should be executed as soon as possible after the beginning of the conversion, because execution of the WAIT instruction may cause a small variation of the V<sub>DD</sub> voltage. The negative effect of this variation is minimized at the beginning of the conversion when the converter is less sensitive, rather than at the end of conversion, when the less significant bits are determined.

The best configuration, from an accuracy standpoint, is WAIT mode with the Timer stopped. Indeed, only the ADC peripheral and the oscillator are then still working. The MCU must be woken up from WAIT mode by the ADC interrupt at the end of the conversion. It should be noted that waking up the microcontroller could also be done using the Timer interrupt, but in this case the Timer will be working and the resulting noise could affect conversion accuracy.

One extra feature is available in the ADC to get a better accuracy. In fact, each ADC conversion has to be followed by a WAIT instruction to minimize

the noise during the conversion. But the first conversion step is performed before the execution of the WAIT when most of clocks signals are still enabled . The key is to synchronize the ADC start with the effective execution of the WAIT. This is achieved by setting ADC SYNC option. This way, ADC conversion starts in effective WAIT for maximum accuracy.

Note: With this extra option, it is mandatory to execute WAIT instruction just after ADC start instruction. Insertion of any extra instruction may cause spurious interrupt request at ADC interrupt vector.

#### A/D Converter Control Register (ADCR)

Address: 0D1h - Read/Write

7							0
EAI	EOC	STA	PDS	D3	D2	D1	D0

Bit 7 = **EAI**: *Enable A/D Interrupt.* If this bit is set to "1" the A/D interrupt is enabled, when EAI=0 the interrupt is disabled.

Bit 6 = **EOC**: *End of conversion. Read Only.* This read only bit indicates when a conversion has been completed. This bit is automatically reset to "0" when the STA bit is written. If the user is using the interrupt option then this bit can be used as an interrupt pending bit. Data in the data conversion register are valid only when this bit is set to "1".

Bit 5 = STA: Start of Conversion. Write Only. Writing a "1" to this bit will start a conversion on the selected channel and automatically reset to "0" the EOC bit. If the bit is set again when a conversion is in progress, the present conversion is stopped and a new one will take place. This bit is write only, any attempt to read it will show a logical zero.

Bit 4 = **PDS**: *Power Down Selection*. This bit activates the A/D converter if set to "1". Writing a "0" to this bit will put the ADC in power down mode (idle mode).

Bit 3-0 = **D3-D0.** Not used

# A/D Converter Data Register (ADR)

Address: 0D0h — Read only

7							0
D7	D6	D5	D4	D3	D2	D1	D0

Bit 7-0 = **D7-D0**: 8 Bit A/D Conversion Result.



## 4.5 SERIAL PERIPHERAL INTERFACE (SPI)

The SPI peripheral is an optimized synchronous serial interface with programmable transmission modes and master/slave capabilities supporting a wide range of industry standard SPI specifications. The SPI interface may also implement asynchronous data transfer, in which case processor overhead is limited to data transfer from or to the shift register on an interrupt driven basis.

The SPI may be controlled by simple user software to perform serial data exchange with lowcost external memory, or with serially controlled peripherals to drive displays, motors or relays.

The SPI's shift register is simultaneously fed by the Sin pin and feeds the Sout pin, thus transmission and reception are essentially the same process. Suitable setting of the number of bits in the data frame can allow filtering of unwanted leading data bits in the incoming data stream.

The SPI comprises an 8-bit Data/Shift Register, DSR, a Divide register, DIV, a Mode Control Register MOD, and a Miscellaneous register, MISCR.

The SPI may be operated either in Master mode or in Slave mode.

Master mode is defined by the synchronous serial clock being supplied by the MCU, by suitably programming the clock divider (DIV register). Slave mode is defined by the serial clock being supplied externally on the SCK pin by the external Master device.

For maximum versatility the SPI may be programmed to sample data either on the rising or on the falling edge of SCK, with or without phase shift (clock Polarity and Phase selection).

The Sin, Sout and SCK signals are connected as alternate I/O pin functions.

For serial input operation, Sin must be configured as an input. For serial output operation, Sout is selected as an output by programming Bit 0 of the Miscellaneous Register: clearing this bit will set the pin as a standard I/O line, while setting the bit will select the Sout function.

An interrupt request may be associated with the end of a transmission or reception cycle; this is defined by programming the number of bits in the data frame and by enabling the interrupt. This request is associated with interrupt vector #2, and can be masked by programming the SPIE bit of the MOD register. Since the SPI interrupt is "ORed" with the port interrupt source, an interrupt flag bit is available in the DIV register allowing discrimination of the interrupt request.

/5/




Figure 31. SPI Block Diagram

# SERIAL PERIPHERAL INTERFACE SPI (Cont'd) 4.5.1 SPI Registers

# SPI Mode Control Register (MOD)

Address: E2h - Read/Write

Reset status: 00h

7							0
SPRUN	SPIE	CPHA	SPCLK	SPIN	SPSTRT	EFILT	CPOL

The MOD register defines and controls the transmission modes and characteristics.

This register is read/write and all bits are cleared at reset. Setting SPSTRT = 1 and SPIN = 1 is not allowed and must be avoided.

Bit 7 = SPRUN: SPI Run. This bit is the SPI activity flag. This can be used in either transmit or receive modes; it is automatically cleared by the SPI at the end of a transmission or reception and generates an interrupt request (providing that the SPIE Interrupt Enable bit is set). The Core can stop transmission or reception at any time by resetting the SPRUN bit; this will also generate an interrupt request (providing that the SPIE Interrupt enable bit is set). The SPRUN bit can be used as a start condition parameter, in conjunction with the SPSTRT bit, when an external signal is present on the Sin pin. Note that a rising edge is then necessary to initiate reception; this may require external data inversion. This bit can be used to poll the end of reception or transmission.

Bit 6 = **SPIE**: *SPI Interrupt Enable*. This bit is the SPI Interrupt Enable bit. If this bit is set the SPI interrupt (vector #2) is enabled, when SPIE is reset, the interrupt is disabled.

Bit 5 = **CPHA**: *Clock Phase Selection.* This bit selects the clock phase of the clock signal. If this bit is cleared to zero the normal state is selected; in this case Bit 7 of the data frame is present on Sout pin as soon as the SPI Shift Register is loaded. If this bit is set to one the shifted state' is selected; in this case Bit 7 of data frame is present on Sout pin on the first falling edge of Shift Register clock. The polarity relation and the division ratio between Shift Register and SPI base clock are also programmable; refer to DIV register and Timing Diagrams for more information.

### Bit 4= SPCLK: Base Clock Selection

This bit selects the SPI base clock source. It is either the core cycle clock ( $f_{INT}/13$ ) (Master mode) or the signal provided at SCK pin by an external device (slave mode). If SPCLK is low and the SCK

pin is configured as input, the slave mode is selected. If SPCLK is high, the SCK pin is automaticcally configured as push pull output and the master mode is selected. In this case, the phase and polarity of the clock are controlled by CPOL and CPHA.

**Note**: When the master mode is enabled, it is mandatory to configure PC4 in input mode through the i/o port registers.

### Bit 3 = SPIN: Input Selection

This bit enables the transfer of the data input to the Shift Register in receive mode. If this bit is cleared the Shift Register input is 0. If this bit is set, the Shift Register input corresponds to the input signal present on the Sin pin.

#### Bit 2 = SPSTRT: Start Selection

This bit selects the transmission or reception start mode. If SPSTRT is cleared, the internal start condition occurs as soon as the SPRUN bit is set. If SPSTRT is set, the internal start signal is the logic "AND" between the SPRUN bit and the external signal present on the Sin pin; in this case transmission will start after the latest of both signals providing that the first signal is still present (note that this implies a rising edge). After the transmission or recetion has been started, it will continue even if the Sin signal is reset.

### Bit 1 = EFILT: Enable Filters

This bit enables/disables the input noise filters on the Sin and SCK inputs. If it is cleared to zero the filters are enabled, if set to one the filters are disabled. These noise filters will eliminate any pulse on Sin and SCK with a pulse width smaller than one to two Core clock periods (depending on the occurrence of the signal edge with respect to the Core clock edge). For example, if the ST6260B/ 65B runs with an 8MHz crystal, Sin and SCK will be delayed by 125 to 250ns.

### Bit 0 = CPOL: Clock Polarity

This bit controls the relationship between the data on the Sin and Sout pins and SCK. The CPOL bit selects the clock edge which captures data and allows it to change state. It has the greatest impact on the first bit transmitted (the MSB) as it does (or does not) allow a clock transition before the first data capture edge.

Refer to the timing diagrams at the end of this section for additional details. These show the relationship between CPOL, CPHA and SCK, and indicate the active clock edges and strobe times.

# SERIAL PERIPHERAL INTERFACE SPI (Cont'd) SPI DIV Register (DIV)

Address: E1h — Read/Write Reset status: 00h

7							0
SPINT	DOV6	DIV5	DIV4	DIV3	CD2	CD1	CD0

The SPIDIV register defines the transmission rate and frame format and contains the interrupt flag.

Bits CD0-CD2, DIV3-DIV6 are read/write while SPINT can be read and cleared only. Write access is not allowed if SPRUN in the MOD register is set.

Bit 7 = **SPINT**: Interrupt Flag. If SPIE bit=1, SPINT is automatically set to one by the SPI at the end of a transmission or reception and an interrupt request can be generated depending on the state of the interrupt mask bit in the MOD control register. This bit is write and read and must be cleared by user software at the end of the interrupt service routine.

Bit 6-3 = **DIV6-DIV3**: Burst Mode Bit Clock Period Selection. Define the number of shift register bits that are transmitted or received in a frame. The available selections are listed in Table 16. The normal maximum setting is 8 bits, since the shift register is 8 bits wide. Note that by setting a greater number of bits, in conjunction with the SPIN bit in the MOD register, unwanted data bits may be filtered from the data stream.

Bit 2-0 = **CD2-CD0**: Base/Bit Clock Rate Selection. Define the division ratio between the core clock ( $f_{INT}$  divided by 13) and the clock supplied to the Shift Register in Master mode.

Table 15. Base/Bit Clock Ratio Selection

	CD2-C	D0	Divide Ratio (decimal)
0	0	0	Divide by 1
0	0	1	Divide by 2
0	1	0	Divide by 4
0	1	1	Divide by 8
1	0	0	Divide by 16
1	0	1	Divide by 32
1	1	0	Divide by 64
1	1	1	Divide by 256

**Note:** For example, when an 8MHz CPU clock is used, asynchronous operation at 9600 Baud is possible (8MHz/13/64). Other Baud rates are available by proportionally selecting division factors depending on CPU clock frequency.

Data setup time on Sin is typically 250ns min, while data hold time is typically 50ns min.

	DIV	6-DIV3	\$	Number of bits sent
0	0	0	0	Reserved (not to be used)
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	9)
1	0	1	0	10
1	0	1	1	11 Refer to the
1	1	0	0	12   description of the
1	1	0	1	13   DIV6-DIV3 bits in
1	1	1	0	14   the DIV Register
1	1	1	1	15 )

# SPI Data/Shift Register (SPIDSR)

Address: E0h — Read/Write Reset status: XXh

7							0
D7	D6	D5	D4	D3	D2	D1	D0

SPIDSR is read/write, however write access is not allowed if the SPRUN bit of Mode Control register is set to one.

Data is sampled into SPDSR on the SCK edge determined by the CPOL and CPHA bits. The affect of these setting is shown in the following diagrams.

The Shift Register transmits and receives the Most Significant Bit first.

Bit 7-0 = **DSR7-DSR0**: *Data Bits.* These are the SPI shift register data bits.

## Miscellaneous Register (MISCR)

Address: DDh — Write only

Reset status: xxxxxxb

7							0	_
-	-	-	-	-	-	-	D0	

### Bit 7-1 = **D7-D1**: *Reserved.*

Bit 0 = D0: *Bit 0.* This bit, when set, selects the Sout pin as the SPI output line. When this bit is cleared, Sout acts as a standard I/O line.




# SERIAL PERIPHERAL INTERFACE SPI (Cont'd)


# 4.6 SPI Timing Diagrams

57

# Figure 32. CPOL = 0 Clock Polarity Normal, CPHA = 0 Phase Selection Normal







# SERIAL PERIPHERAL INTERFACE SPI (Cont'd)







Figure 35. CPOL = 1 Clock Polarity Inverted, CPHA = 1 Phase Selection Shifted



# **5 SOFTWARE**

# **5.1 ST6 ARCHITECTURE**

The ST6 software has been designed to fully use the hardware in the most efficient way possible while keeping byte usage to a minimum; in short, to provide byte efficient programming capability. The ST6 core has the ability to set or clear any register or RAM location bit of the Data space with a single instruction. Furthermore, the program may branch to a selected address depending on the status of any bit of the Data space. The carry bit is stored with the value of the bit when the SET or RES instruction is processed.

## **5.2 ADDRESSING MODES**

The ST6 core offers nine addressing modes, which are described in the following paragraphs. Three different address spaces are available: Program space, Data space, and Stack space. Program space contains the instructions which are to be executed, plus the data for immediate mode instructions. Data space contains the Accumulator, the X,Y,V and W registers, peripheral and Input/ Output registers, the RAM locations and Data ROM locations (for storage of tables and constants). Stack space contains six 12-bit RAM cells used to stack the return addresses for subroutines and interrupts.

**Immediate**. In the immediate addressing mode, the operand of the instruction follows the opcode location. As the operand is a ROM byte, the immediate addressing mode is used to access constants which do not change during program execution (e.g., a constant used to initialize a loop counter).

**Direct**. In the direct addressing mode, the address of the byte which is processed by the instruction is stored in the location which follows the opcode. Direct addressing allows the user to directly address the 256 bytes in Data Space memory with a single two-byte instruction.

**Short Direct**. The core can address the four RAM registers X,Y,V,W (locations 80h, 81h, 82h, 83h) in the short-direct addressing mode. In this case, the instruction is only one byte and the selection of the location to be processed is contained in the op-code. Short direct addressing is a subset of the direct addressing mode. (Note that 80h and 81h are also indirect registers).

**Extended**. In the extended addressing mode, the 12-bit address needed to define the instruction is obtained by concatenating the four less significant

bits of the opcode with the byte following the opcode. The instructions (JP, CALL) which use the extended addressing mode are able to branch to any address of the 4K bytes Program space.

An extended addressing mode instruction is twobyte long.

Program Counter Relative. The relative addressing mode is only used in conditional branch instructions. The instruction is used to perform a test and, if the condition is true, a branch with a span of -15 to +16 locations around the address of the relative instruction. If the condition is not true, the instruction which follows the relative instruction is executed. The relative addressing mode instruction is one-byte long. The opcode is obtained in adding the three most significant bits which characterize the kind of the test, one bit which determines whether the branch is a forward (when it is 0) or backward (when it is 1) branch and the four less significant bits which give the span of the branch (0h to Fh) which must be added or subtracted to the address of the relative instruction to obtain the address of the branch.

**Bit Direct**. In the bit direct addressing mode, the bit to be set or cleared is part of the opcode, and the byte following the opcode points to the address of the byte in which the specified bit must be set or cleared. Thus, any bit in the 256 locations of Data space memory can be set or cleared.

**Bit Test & Branch**. The bit test and branch addressing mode is a combination of direct addressing and relative addressing. The bit test and branch instruction is three-byte long. The bit identification and the tested condition are included in the opcode byte. The address of the byte to be tested follows immediately the opcode in the Program space. The third byte is the jump displacement, which is in the range of -127 to +128. This displacement can be determined using a label, which is converted by the assembler.

**Indirect**. In the indirect addressing mode, the byte processed by the register-indirect instruction is at the address pointed by the content of one of the indirect registers, X or Y (80h,81h). The indirect register is selected by the bit 4 of the opcode. A register indirect instruction is one byte long.

**Inherent**. In the inherent addressing mode, all the information necessary to execute the instruction is contained in the opcode. These instructions are one byte long.

## **5.3 INSTRUCTION SET**

The ST6 core offers a set of 40 basic instructions which, when combined with nine addressing modes, yield 244 usable opcodes. They can be divided into six different types: load/store, arithmetic/logic, conditional branch, control instructions, jump/call, and bit manipulation. The following paragraphs describe the different types.

All the instructions belonging to a given type are presented in individual tables.

#### Table 17. Load & Store Instructions

**Load & Store.** These instructions use one, two or three bytes in relation with the addressing mode. One operand is the Accumulator for LOAD and the other operand is obtained from data memory using one of the addressing modes.

For Load Immediate one operand can be any of the 256 data space bytes while the other is always immediate data.

Instruction	Addressing Mode	Bytes	Cycles	Fla	gs
instruction	Addressing Mode	Bytes	Cycles	Z	C
LD A, X	Short Direct	1	4	Δ	*
LD A, Y	Short Direct	1	4	$\Delta$	*
LD A, V	Short Direct	1	4	$\Delta$	*
LD A, W	Short Direct	1	4	$\Delta$	*
LD X, A	Short Direct	1	4	$\Delta$	*
LD Y, A	Short Direct	1	4	Δ	*
LD V, A	Short Direct	1	4	$\Delta$	*
LD W, A	Short Direct	1	4	Δ	*
LD A, rr	Direct	2	4	Δ	*
LD rr, A	Direct	2	4	Δ	*
LD A, (X)	Indirect	1	4	Δ	*
LD A, (Y)	Indirect	1	4	Δ	*
LD (X), A	Indirect	1	4	$\Delta$	*
LD (Y), A	Indirect	1	4	Δ	*
LDI A, #N	Immediate	2	4	Δ	*
LDI rr, #N	Immediate	3	4	*	*

#### Notes:

X,Y. Indirect Register Pointers, V & W Short Direct Registers

#. Immediate data (stored in ROM memory)

rr. Data space register

 $\Delta$ . Affected

\* . Not Affected



# **INSTRUCTION SET** (Cont'd)

Arithmetic and Logic. These instructions are used to perform the arithmetic calculations and logic operations. In AND, ADD, CP, SUB instructions one operand is always the accumulator while the other can be either a data space memory content or an immediate value in relation with the addressing mode. In CLR, DEC, INC instructions the operand can be any of the 256 data space ad-dresses. In COM, RLC, SLA the operand is always the accumulator.

Instruction	Addressing Mede	Butee	Cyceles	Fla	igs
Instruction	Addressing Mode	Bytes	Cycles	Z	С
ADD A, (X)	Indirect	1	4	Δ	Δ
ADD A, (Y)	Indirect	1	4	Δ	Δ
ADD A, rr	Direct	2	4	Δ	Δ
ADDI A, #N	Immediate	2	4	Δ	Δ
AND A, (X)	Indirect	1	4	Δ	Δ
AND A, (Y)	Indirect	1	4	Δ	Δ
AND A, rr	Direct	2	4	Δ	Δ
ANDI A, #N	Immediate	2	4	Δ	Δ
CLR A	Short Direct	2	4	Δ	Δ
CLR r	Direct	3	4	*	*
COM A	Inherent	1	4	Δ	Δ
CP A, (X)	Indirect	1	4	Δ	Δ
CP A, (Y)	Indirect	1	4	Δ	Δ
CP A, rr	Direct	2	4	Δ	Δ
CPI A, #N	Immediate	2	4	Δ	Δ
DEC X	Short Direct	1	4	Δ	*
DEC Y	Short Direct	1	4	Δ	*
DEC V	Short Direct	1	4	Δ	*
DEC W	Short Direct	1	4	$\Delta$	*
DEC A	Direct	2	4	Δ	*
DEC rr	Direct	2	4	Δ	*
DEC (X)	Indirect	1	4	Δ	*
DEC (Y)	Indirect	1	4	Δ	*
INC X	Short Direct	1	4	Δ	*
INC Y	Short Direct	1	4	$\Delta$	*
INC V	Short Direct	1	4	$\Delta$	*
INC W	Short Direct	1	4	Δ	*
INC A	Direct	2	4	Δ	*
INC rr	Direct	2	4	$\Delta$	*
INC (X)	Indirect	1	4	$\Delta$	*
INC (Y)	Indirect	1	4	Δ	*
RLC A	Inherent	1	4	Δ	Δ
SLA A	Inherent	2	4	Δ	Δ
SUB A, (X)	Indirect	1	4	Δ	Δ
SUB A, (Y)	Indirect	1	4	Δ	Δ
SUB A, rr	Direct	2	4	$\Delta$	Δ
SUBI A, #N	Immediate	2	4	Δ	Δ

Table 18. Arithmetic & Logic Instructions

Notes: X,Y.Indirect Register Pointers, V & W Short Direct RegistersD. Affected # . Immediate data (stored in ROM memory)\* . Not Affected rr. Data space register



### **INSTRUCTION SET** (Cont'd)

Conditional Branch. The branch instructions achieve a branch in the program when the selected condition is met.

Bit Manipulation Instructions. These instructions can handle any bit in data space memory. One group either sets or clears. The other group (see Conditional Branch) performs the bit test branch operations.

## **Table 19. Conditional Branch Instructions**

Instruction	Branch If	Bytes	Cycles	Fla	ags
manuchon	Dianonin	Dytes	Cycles	Z	C
JRC e	C = 1	1	2	*	*
JRNC e	C = 0	1	2	*	*
JRZ e	Z = 1	1	2	*	*
JRNZ e	Z = 0	1	2	*	*
JRR b, rr, ee	Bit = 0	3	5	*	Δ
JRS b, rr, ee	Bit = 1	3	5	*	Δ

Notes:

3-bit address b

5 bit signed displacement in the range -15 to +16<F128M> e.

ee. 8 bit signed displacement in the range -126 to +129

# Table 20. Bit Manipulation Instructions

Flags Instruction Addressing Mode **Bytes** Cycles Ζ С SET b,rr Bit Direct 2 4 \* \* \* \* Bit Direct 2 RES b,rr 4

Notes: b. 3-bit address;

Data space register; rr.

## Table 21. Control Instructions

Instruction	Addressing Mode	Bytes	Cycles	Flags				
Instruction	Addressing Mode	Bytes	Cycles	Z	С			
NOP	Inherent	1	2	*	*			
RET	Inherent	1	2	*	*			
RETI	Inherent	1	2	$\Delta$	Δ			
STOP (1)	Inherent	1	2	*	*			
WAIT	Inherent	1	2	*	*			

Notes:

1. This instruction is deactivated<N>and a WAIT is automatically executed instead of a STOP if the watchdog function is selected.

Affected  $\Delta$ Not Affected \*.

#### Table 22. Jump & Call Instructions

Instruction	Addressing Mode	Bytes	Cycles	Flags					
	Addressing wode	Dytes	Cycles	Z	С				
CALL abc	Extended	2	4	*	*				
JP abc	Extended	2	4	*	*				

Notes:

abc. 12-bit address;

. Not Affected

Control Instructions. The control instructions control the MCU operations during program execution.

Jump and Call. These two instructions are used to perform long (12-bit) jumps or subroutines call inside the whole program space.

rr. Data space register

Affected. The tested bit is shifted into carry.  $\Delta$  .

- Not Affected
- \* . Not<M> Affected

# ST62T53C/T60C/T63C ST62E60C

$\begin{vmatrix} 0 & 1 & 2 & 3 & 4 & 5 & 6 & 7 \\ 0000 & 0001 & 0010 & 0011 & 0100 & 0101 & 0110 & 0111 \end{vmatrix}$	-	ιαμ	Junin	ar	y. 110-10		wing tai		5 COMAIN								nistiut	T	13 4354	by the ST
	LOW											0					6 0110			LOW
0000         1         ppr 2         ext         1         por 3         bit         1         ppr 4         1         ppr 7         1         1         ppr 4         1         1         ppr 4		2	JRNZ	4	CALL	2	JRNC	5	JRR	2		JRZ				2	JR	24	LD	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			е		abc		е		b0,rr,ee		е			#			е		a,(x)	
	0000	1	pcr	2	ext	1	pcr	3	bt	1		pcr				1	pr	1	ind	0000
0001         1         pcr         2         word         1         pcr		2		4	CALL	2		5	JRS	2			4	IN	С	2			LDI	
			е		abc		е				е			х						
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	0001	1	pcr	2		1	pcr	3		1		pcr	1		sd	1	pr	2		0001
0010         1         ppr         2         ext 1         ppr         3         b1         ppr         1         ppr         1         ppr         1         ind         0011           3         2         JRNZ         4         CALL         2         JRNC         5         JRS         2         JRZ         4         CCPI         3         0011           4         0         por         3         b1         por         1         por         2         a,x         e         a,ax         e         a,ax         0         3,011           4         por         3         b1         por         1         por         2         a,x         e         a,x         e         a,x         a,x         e         a,x         a,x         e         a,x         a,x         e         a,x         e         a,x         e         a,x         a,x         e         a,x         a,x         e         a,x         a,x         a,x         a,x </td <td></td> <td>2</td> <td></td> <td>_</td> <td></td> <td>_</td> <td></td> <td></td> <td></td> <td>_</td> <td></td> <td><u>.</u></td> <td>-</td> <td></td> <td></td> <td></td> <td>i</td> <td>_</td> <td></td> <td></td>		2		_		_				_		<u>.</u>	-				i	_		
	2	-				-		ľ	• • • • •	-	e	0		#		-		Ί.		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	0010	1		2		1		3		1		ncr				1				0010
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $				_		_		_		_		<u> </u>	4	1	Ы			_		
uorin         1         pcr         2         ext         1         pcr         3         bit         1         pcr         1         sd         1         pcr         2         imm         0001           4         0         1         pcr         2         JRZ         4         CALL         2         JRZ         5         JRZ         2         JRZ         4         ADD         4         Othod           1         pcr         2         abc         1         pcr         3         bit         1         pcr         1         pcr         4         ADD         4         Othod           5         0101         1         pcr         2         JRZ         4         LNC         2         JRZ         4         ADD         5           0101         pcr         2         ext         1         pcr         3         bit         pcr         1         st         3         1         pcr         1         pcr         4         ADD         5         0101           5         0         1         pcr         3         bit         pcr         1         pcr         1         pcr <th< td=""><td></td><td>12</td><td></td><td>-</td><td></td><td>12</td><td></td><td>ľ</td><td></td><td></td><td></td><td>0112</td><td>-</td><td></td><td>٦ </td><td>2</td><td></td><td>1</td><td></td><td></td></th<>		12		-		12		ľ				0112	-		٦	2		1		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	0011	1		2		1		2				nor	1			1				0011
$d_{10}$ $e$ $abc$ $e$ $b2,rr,ee$ $e$ $\#$ $e$ $a,(x)$ $d_{100}$ $5$ $JRR$ $2$ $ext$ $1$ $pcr$ $3$ $bt$ $pcr$ $1$ $pcr$ $1$ $pcr$ $4$ $ADD$ $5$ $e$ $b2,rr,ee$ $e$ $y$ $e$ $a,nn$				_		_				_				2	<sup>su</sup>			_		
0100         1         pcr         2         ext         1         pcr         1         prc         1	4	2	-	4		2		l <sub>2</sub>		2		JKZ		щ		2		′ <b> </b> 4		4
5 0101         2         JRNZ         4         CALL         2         JRNC         5         JRS         2         JRZ         4         INC         2         JRC         4         ADDI y         3         1         DC         2         JRC         4         ADDI y         3         1         pcr         2         JRC         4         ADDI y         3         1         pcr         2         JRC         4         ADDI y         3         1         pcr         2         JRC         4         ADDI ADDI ADDI         5         0101           6         0110         1         pcr         2         JRNZ         4         CALL         2         JRNC         5         JRS         2         JRZ         4         LD         2         JRC         6         0110           1         pcr         2         JRNZ         4         CALL         2         JRNC         5         JRS         2         JRZ         4         LD         2         JRC         6         010         1         pcr         1         ind         010         01         010         01         010         01         010         01         01	0100		-								е			#						0100
5         e         abc         e         b2,rr,ee         e         y         e         a,n         5           6         1         pcr 2         ext 1         pcr 3         b1         pcr 1         sd 1         pcr 2         imm         0101           6         abc         e         abc         e         jRR         2         jRZ         z         jRZ         imm         pcr 2         imm         0101           7         abc         e         abc         pcr 3         bt 1         pcr 1         sd 1         pcr 1         imm         0110           7         e         abc         e         bt 1         pcr 3         bt 1         pcr 1         sd 1         pcr 4         imm         0110           7         e         abc         e         bbf,rice         e         #         LD         2         JRC         4         LD         asymmetric#         0111           8         0000         1         pcr 2         ext 1         pcr 3         bt 1         pcr 1         sd 1         pcr 4         LD         asymmetric#         #         #         #         #         #         #         #		· ·		_		_	<u> </u>	<u> </u>		<u> </u>						1	i	_		
0101         i         i         opc         i         opc         i         opc         i         opc         i         opc         i         sd         i         opc	5	2		4		2		5		2		JRZ	4		С	2				5
1         pcr         2         ext         1         pcr         3         bt         1         pcr         1         pcr         2         jmm           6         2         JRNZ         4         CALL         2         JRR         2         JRZ         2         JRZ         2         JRZ         4         INC         6         0110           1         pcr         2         ext         1         pcr         3         bt         1         pcr         1         prc         1         ind         6         0110           7         1         pcr         2         ext         1         pcr         3         bt         1         pcr         1         prc         1         ind         6         0110           7         2         JRNZ         4         CALL         2         JRNZ         5         JRS         2         JRZ         4         LD         2         JRC         4         LD         2         JRC         4         LD         2         JRZ         4         LD         2         JRC         4         LD         2         JRC         4         LD         2			е		abc		е				е			-			е			
6         0         e         abc         e         b6,rr,ee         e         #         e         (x)         6         0110           7         2         JRNZ         4         CALL         2         JRNZ         5         JRS         2         JR         4         LD         2         JR         7         e         A         CALL         2         JRNZ         5         JRS         2         JR         4         LD         2         JR         7         0111         1         pcr         1         pcr         3         bt<1				2		_		—		<u> </u>		<u> </u>	1	5	sd		<u> </u>	_		
0110         1         opc         2         opt         1         opc         1         opc         1         ind         opt         1         ind         opt         1         ind         ind         opt         1         ind         ind         ind         opt         1         ind	<u> </u>	2	JRNZ	4	CALL	2	JRNC	5	JRR	2		JRZ				2	JRO	4	INC	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			е		abc		е		b6,rr,ee		е			#			е		(x)	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	0110	1	pcr	2	ext	1	pcr	3	bt	1		pcr				1	pr	2 1	ind	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		2	JRNZ	4	CALL	2	JRNC	5	JRS	2		JRZ	4	L	D	2	JR	1		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	7		е		abc		е		b6,rr,ee		е			a.v			е		#	7
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	0111	1	pcr	2	ext	1	pcr	3		1		pcr	1	-	sd	1	pr			0111
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		2	•	_				_		_									ID	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		1				1		ľ		-	۵	0112		#		-		1'		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1000	1		2		1		2		1	0	ncr				1		1		1000
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		<u> </u>		_		_		—		_			1	INI		· ·	<u> </u>	· ·	ind	
1       pcr       2       ext       1       pcr       3       bt       1       pcr       1       sd       1       pcr       1       ind       1010         A       0       2       0       2       0       1       pcr       1       pcr       1       pcr       1       ind       pro       1       ind       1010       1010       1010       1010       1010       1010       1010       1010       1011       1010       1000 <td></td> <td><b> </b><sup>2</sup></td> <td></td> <td>4</td> <td></td> <td>2</td> <td></td> <td>15</td> <td></td> <td>2</td> <td>~</td> <td>JKZ</td> <td>4</td> <td></td> <td>~</td> <td>2</td> <td></td> <td>1</td> <td>4</td> <td>9</td>		<b> </b> <sup>2</sup>		4		2		15		2	~	JKZ	4		~	2		1	4	9
A       2       JRNZ       4       CALL       2       JRNZ       5       JRR       2       JRZ       JRZ       2       JRC       4       AND       A       D       A       A       A       A       A       A       A       A       D       A       A       A       A       D       A       A       A       D       A       A       A       D       A       A       D       A       A       A       D       A       A       A       D       A       A       D       A       A       D       A       A       D       A       A       A       D       A       A       D       D       D       D	1001	4		2		4		١.		1	е	nor	4			4			#	1001
A 1010       e       abc       e       b5,rr,ee       e       #       e       a,(x)       A 1010         1       pcr       2       ext       1       pcr       3       bt       1       pcr       1       ind       1010         B 1011       2       JRNZ       4       CALL       2       JRNC       5       JRS       2       JRZ       4       LD       2       JRC       4       ANDI         B 1011       e       abc       e       b5,rr,ee       e       a,v       e       a,nn       1010         1       pcr       2       ext       1       pcr       3       bt<1										_			1	5	sa					
1       pcr       2       ext       1       pcr       3       bt       1       pcr       1       pcr       1       pcr       1       ind         B       2       JRNZ       4       CALL       2       JRNC       5       JRS       2       JRZ       4       LD       2       JRC       4       ANDI         e       abc       e       bb5,rr,ee       e       a,v       e       a,nn       1011         1       pcr       2       ext       1       pcr       3       bt       1       pcr       1       ann       1011         1       pcr       2       ext       1       pcr       3       bt       1       pcr       1       ann       1011         1       pcr       2       ext       1       pcr       3       bt       1       pcr       1       stor       1       pcr       1       mode       1001       1       pcr       1       ind       1001       1       pcr       1       ind       1011       1       pcr       1       ind       1011       1       ind       1011       1       1       1	Δ	2		4		2		15		2		JRZ				2		4		
B         2         JRNZ         4         CALL         2         JRNC         5         JRS         2         JRZ         4         LD         2         JRC         4         ANDI         B         1         pcr         2         e         abc         e         b5,rr,ee         e         a,v         e         a,nn         a,nn         a,nn         1011           C         1         pcr         2         ext         1         pcr         3         bt         1         pcr         1         sd         1         prc         2         imm         1011           C         abc         e         abc         5         JRR         2         JRZ         4         CALL         2         imm         1011           0         pcr         2         ext         1         pcr         3         bt         1         pcr         1         imd         1         prc         1         imd         1         1         1         1         1 <t< td=""><td>1010</td><td></td><td>-</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>е</td><td></td><td></td><td>#</td><td></td><td></td><td></td><td></td><td></td><td>1010</td></t<>	1010		-								е			#						1010
B       e       abc       e       b5,rr,ee       e       a,v       e       a,nn       B       1011         1       pcr       2       ext       1       pcr       3       bt       1       pcr       1       sd       1       pcr       2       imm       1011         C       JRNZ       4       CALL       2       JRNC       5       JR       2       JRZ       2       JRC       4       SUB       C       1       pcr       2       JRNZ       4       SUB       C       1       pcr       1       ind       pcr       1       ind       1       1       1       1       1				_			I			_		· ·				1		_		
1011       e       abc       e       bb,rr,ee       e       a,V       e       a,N       e       a,N       1011         1       pcr       2       ext       1       pcr       3       bt       1       pcr       1       sd       1       pcr       2       imm       1011         C       JRNZ       4       CALL       2       JRNC       5       JR       2       JRZ       2       JRC       4       SUB       C       1011         1001       pcr       2       JRNZ       4       CALL       2       JRNC       5       JR       2       JRZ       2       JRC       4       SUB       A,(x)       1       1       pcr       1       ind       1<	B	2		4		2		5		2		JRZ	4		D	2		4	= .	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	1011		е		abc		е				е			a,v			е		a,nn	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		· ·	pcr	2				<u> </u>		<u> </u>		<u> </u>	1	S	sd			_		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	<u> </u>	2	JRNZ	4	CALL	2	JRNC	5	JRR	2		JRZ				2	JRO	4	SUB	~
1       pcr       2       ext       1       pcr       3       bt       1       pcr       1       prc       1       ind       1100         D       2       JRNZ       4       CALL       2       JRNC       5       JRS       2       JRZ       4       INC       2       JRC       4       SUBI         D       e       abc       e       b3,rr,ee       e       e       w       e       a,nn       D       D       1101         1       pcr       2       ext       1       pcr       3       bt       1       pcr       1       std       1       pcr       2       imm       D       1101         1       pcr       2       ext       1       pcr       3       bt<1       pcr       1       std<1       pcr       2       imm       D       1101         1       pcr       2       gr       3       bt<1       pcr       1       std<1       pcr       2       jmm       1       pcr       1       imm       1101         1       pcr       2       gr       3       bt<1       pcr       jmm       1			е		abc		е		b3,rr,ee		е			#			е		a,(x)	
D       2       JRNZ       4       CALL       2       JRNC       5       JRS       2       JRZ       4       INC       2       JRC       4       SUBle       D       1       D       1       D       1       D       2       e       b3,rr,ee       e       e       3,nn       1       D       1       1       1       1       1       1       1	1100	1	pcr	2	ext	1	pcr	3	bt	1		pcr				1	pr	1	ind	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		2	JRNZ	4	CALL	2	JRNC	5	JRS	2		JRZ	4	IN	С	2			SUBI	
I       pcr       2       ext       1       pcr       3       bt       1       pcr       1       sd       1       pcr       2       imm       1       pcr       1       sd       1       pcr       2       imm       1       pcr       1       sd       1       pcr       2       imm       1       pcr       2       imm       1       pcr       1       sd       1       pcr       2       imm       1       1       pcr       2       imm       1       1       pcr       2       jcr       1       jcr       1       jcr       2       jcr       1       jcr       1       jcr       2       jcr       1       jcr       2       jcr       1	D										е									
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	1101	1		2		1		3		1	-	pcr	1		<sub>sd</sub> I	1		2		1101
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$				_									Ή-							
1110       1       pcr       2       ext       1       pcr       3       bt       1       pcr       1       prc       1       ind       1110         F       2       JRNZ       4       CALL       2       JRNC       5       JRS       2       JRZ       4       LD       2       JRC       F         1111       e       abc       e       b7,rr,ee       e       a,w       e       #       F	E	<b> </b> <sup>2</sup>		+		1 <sup>2</sup>		٦		2	~			#		2		′[⁺		
F 11112JRNZ4CALL2JRNC5JRS2JRZ4LD2JRCF 1111eabceb7,rr,eeea,we#F 1111	1110	1		2		4		۱.		4	e	nor		#		1				1110
F         e         abc         e         b7,rr,ee         e         a,w         e         #         F           11111         1111         11111         <		<u> </u>		_		_		_		_									Ind	
1111 e abc e <i>D7,rr,ee</i> e a,w e # 1111	F	2		4		2		15		2		JRZ	4		ש	2		1		F
1 pcr 2 ext 1 pcr 3 bt 1 pcr 1 sd 1 pcr	1111										е								#	
		1	pcr	2	ext	1	pcr	3	bt	1		pcr	1	S	sd	1	pr			

#### Opcode Map Summary. The following table contains an opcode map for the instructions used by the ST6

- Abbreviations for Addressing Modes:
   Legend:

   dir
   Direct
   #
   Indicates III egal Instructions

   sd
   Short Direct
   e
   5 Bit Displacement


   imm
   Immediate
   b
   3 Bit Address

   inh
   Inherent
   rr
   1byte dataspace address

   Extended
- ext b.d Bit Direct bt Bit Test
- nn
- pcr ind

- 1 byte dataspace address 1 byte immediate data 12 bit address
- abc
- 8 bit Displacement ee





# ST62T53C/T60C/T63C ST62E60C

# **Opcode Map Summary** (Continued)

H         1000         1001         1010         1011         1100         1101         1101         1110         1111           0         0         1         pc         3         imm         1         imm         1         pc         1         imm         1         pc         1         pc         3         imm         1         pc         1         1	LOW	<u> </u>	Summ					,		_					_		_			_	LOW
	ні		8 1000		9 1001			A 1010		В 1011		C 110	D		D 1101		E 1110			F 1111	н
0000         1         per 2         ext 1         per 2         jer 4         jer 7           jer		2	JRNZ	4		JP	2	JRNC	4	RES	2		JRZ	4	LDI	2	,	JRC	4	LD	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			е		abc			е		b0,rr		е			rr,nn		е			a,(y)	
	0000	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	3	imm	1		prc	1	ind	0000
0001         import         import <td>_</td> <td>2</td> <td>JRNZ</td> <td>4</td> <td></td> <td>JP</td> <td>2</td> <td>JRNC</td> <td>4</td> <td>SET</td> <td>2</td> <td></td> <td>JRZ</td> <td>4</td> <td>DEC</td> <td>2</td> <td>,</td> <td>JRC</td> <td>4</td> <td>LD</td> <td>_</td>	_	2	JRNZ	4		JP	2	JRNC	4	SET	2		JRZ	4	DEC	2	,	JRC	4	LD	_
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			е		abc			е		b0,rr		е			х		е			a,rr	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	0001	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	sd	1		prc	2	dir	0001
0010         e         abc         e         ba, f         per         a         e         a, (y)         0010           3         2         JRNZ         4         JP         2         JRNC         4         SET         2         JRZ         4         LD         2         JRC         4         CP         3, (y)         0010           1         per         2         JRNZ         4         JP         2         JRNC         4         SET         2         JRZ         4         LD         2         JRC         4         ADD         4, (y)         0010           4         0         Per         2         e         b2, (r)         e         JRZ         4         DEC         2         JRC         4         ADD         5         6         0101         1         per         2         JRC         4         SET         JRZ         4         DEC         2         JRC         4         ADD         5         6         0101         1         per         1         ind         1         per         2         JRZ         4         DEC         2         JRC         4         ADD         5         7 <td>_</td> <td>2</td> <td>JRNZ</td> <td>4</td> <td></td> <td>JP</td> <td>2</td> <td>JRNC</td> <td>4</td> <td>RES</td> <td>2</td> <td></td> <td>JRZ</td> <td>4</td> <td>COM</td> <td>2</td> <td>,</td> <td>JRC</td> <td>4</td> <td>CP</td> <td>_</td>	_	2	JRNZ	4		JP	2	JRNC	4	RES	2		JRZ	4	COM	2	,	JRC	4	CP	_
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			е		abc			е		b4,rr		е			а		е			a,(y)	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	0010	1	pcr	2		ext	1	pcr	2	b.d	1		pcr			1		prc	1	ind	0010
0011	•	2	JRNZ	4		JP	2	JRNC	4	SET	2		JRZ	4	LD	2	,	JRC	4	CP	•
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			е		abc			е		b4,rr	е				x,a		е			a,rr	
0100         1         pcr         2         ext         1         pcr         1         inh         1         inh         1         pcr         2         JRC         4         ADD         2         JRC         4         DEC         2         JRC         4         DEC         1         inh         1         pcr         2         JRC         4         INC         6         0110           6         1         pcr         1         inh         1         pcr         1         inh         1         pcr         1         inh         1         inh         1         inh         1         inh         1         inh         1         inh         1         inh <t< td=""><td>0011</td><td>1</td><td>pcr</td><td>2</td><td></td><td>ext</td><td>1</td><td>pcr</td><td>2</td><td>b.d</td><td>1</td><td></td><td>pcr</td><td>1</td><td>sd</td><td>1</td><td></td><td>prc</td><td>2</td><td>dir</td><td>0011</td></t<>	0011	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	sd	1		prc	2	dir	0011
0100         i         opc         i         i         opc         i         opc         i         i         opc <td></td> <td>2</td> <td>JRNZ</td> <td>4</td> <td></td> <td>JP</td> <td>2</td> <td>JRNC</td> <td>4</td> <td>RES</td> <td>2</td> <td></td> <td>JRZ</td> <td>2</td> <td>RETI</td> <td>2</td> <td>,</td> <td>JRC</td> <td>4</td> <td>ADD</td> <td>_</td>		2	JRNZ	4		JP	2	JRNC	4	RES	2		JRZ	2	RETI	2	,	JRC	4	ADD	_
0100         1         pcr         2         ext         1         pr         1         inh         1         pr         1         ind         0100           5         2         JRNZ         4         JP         2         JRNZ         4         SET         2         JRZ         4         DEC         2         JRC         4         ADD         5           0101         1         pcr         2         ext         1         pcr         2         JRZ         4         DEC         2         JRC         4         ADD         5         6         010           6         0         1         pcr         2         JRRZ         4         DP         2         JRRC         4         RES         2         JRZ         4         DD         2         MIN           6         0         1         pcr         2         JRRZ         4         LD         2         JRC         4         INC         7           7         0         1         pcr         2         JRRZ         4         JR         2         JRRZ         4         LD         2         JRC         4         SET			е		abc			е		b2,rr		е					е			a,(y)	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	0100	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	inh	1		prc	1		0100
0101         i         opc         2         i         pcr         2         bd.1         pcr         1         sd         1         prc         2         dir         0101           6         0100         1         pcr         2         JRNZ         4         JP         2         JRNZ         4         RES         2         JRZ         2         STOP         2         JRZ         4         INC         6         0110           1         pcr         2         ext         1         pcr         2         JRNZ         4         SET         2         JRZ         4         INC         6         0111           7         1         pcr         2         ext         1         pcr         2         JRZ         4         IDC         2         JRC         4         IDC         2         JRC         4         IDC         2 <t< td=""><td>_</td><td>2</td><td>JRNZ</td><td>4</td><td></td><td>JP</td><td>2</td><td>JRNC</td><td>4</td><td>SET</td><td>2</td><td></td><td>JRZ</td><td>4</td><td>DEC</td><td>2</td><td>,</td><td>JRC</td><td>4</td><td>ADD</td><td>_</td></t<>	_	2	JRNZ	4		JP	2	JRNC	4	SET	2		JRZ	4	DEC	2	,	JRC	4	ADD	_
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			е		abc			е		b2,rr		е			у		е			a,rr	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	0101	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	sd	1		prc	2	dir	0101
0110         i<         i         i<         i<         i         i<         i<         i<         i< <th< td=""><td>_</td><td>2</td><td>JRNZ</td><td>4</td><td></td><td>JP</td><td>2</td><td>JRNC</td><td>4</td><td>RES</td><td>2</td><td></td><td>JRZ</td><td>2</td><td>STOP</td><td>2</td><td></td><td>JRC</td><td>4</td><td>INC</td><td>_</td></th<>	_	2	JRNZ	4		JP	2	JRNC	4	RES	2		JRZ	2	STOP	2		JRC	4	INC	_
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			е		abc			е		b6,rr		е					е			(y)	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	0110	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	inh	1		prc	1	ind	0110
0111         1         pr         2         ext         1         pr         2         diff         pr         2         off         0         0         1         sd         1         pr         2         off         0         0         1         sd         1         pr         2         off         0         0         1         sd         1         pr         2         off         0         0         1         st         1         st<         1 <t< td=""><td></td><td>2</td><td>JRNZ</td><td>4</td><td></td><td>JP</td><td>2</td><td>JRNC</td><td>4</td><td>SET</td><td>2</td><td></td><td>JRZ</td><td>4</td><td>LD</td><td>2</td><td>,</td><td>JRC</td><td>4</td><td>INC</td><td></td></t<>		2	JRNZ	4		JP	2	JRNC	4	SET	2		JRZ	4	LD	2	,	JRC	4	INC	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			е		abc			е		b6,rr		е			y,a		е			rr	
8         e         abc         e         b1,rr         e         #         e         (y),a         8         1000           1         pcr         2         ext         1         pcr         2         b.d         1         pcr         1         ind         1         ind           9         e         abc         e         b1,rr         e         v         e         rr,a         pg           1         pcr         2         ett         1         pcr         2         JRZ         4         DEC         2         JRC         4         LD         pg           1         pcr         2         ett         1         pcr         2         JRZ         4         RCL         2         JRC         4         AR           1         pcr         2         JRNZ         4         JP         2         JRNZ         4         SUB         a         RC         a         a         e         a,(y)         1         ind         AND         A         AND         A         A         A         A         A         A         A         A         A         A         A         A <td< td=""><td>UIII</td><td>1</td><td>pcr</td><td>2</td><td></td><td>ext</td><td>1</td><td>pcr</td><td>2</td><td>b.d</td><td>1</td><td></td><td>pcr</td><td>1</td><td>sd</td><td>1</td><td></td><td>prc</td><td>2</td><td>dir</td><td>0111</td></td<>	UIII	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	sd	1		prc	2	dir	0111
1000         e         abc         e         b         f         e         f         e         f         e         (y), a         1000           9         2         exr         1         pc         2         b, d         pc         2         JRZ         4         DEC         2         JRZ         4         LD         pc         1         ind         ind           9         e         abc         e         b1,rr         e         JRZ         4         DEC         2         JRZ         4         LD         pc         1         ind         LD         pf         1         ind         pf         2         dit         ft         ft <td></td> <td>2</td> <td>JRNZ</td> <td>4</td> <td></td> <td>JP</td> <td>2</td> <td>JRNC</td> <td>4</td> <td>RES</td> <td>2</td> <td></td> <td>JRZ</td> <td></td> <td></td> <td>2</td> <td>,</td> <td>JRC</td> <td>4</td> <td>LD</td> <td></td>		2	JRNZ	4		JP	2	JRNC	4	RES	2		JRZ			2	,	JRC	4	LD	
1       pcr       2       ext       1       pcr       2       bdd       1       pcr       1       pcr       1       ind       ind         9       001       2       RNZ       4       JP       2       JRNC       4       SET       2       JRZ       4       DEC       2       JRC       4       LD       9       1001         1       pcr       2       JRNZ       4       JP       2       JRNC       4       SET       2       JRZ       4       DEC       2       JRC       4       LD       9       1001         A       pcr       2       JRNZ       4       JP       2       JRU       4       RES       2       JRZ       4       RC       2       JRZ       4       RC       2       JRZ       4       RC       2       JRU       4       RD       2       JRU       4       RD       2       JRU       4       RE       2       JRZ       4       LD       2       JRU       4       AND       A       A       A       A       A       A       A       A       A       A       A       A       A			е		abc			е		b1,rr		е			#		е			(y),a	
9       2       RNZ       4       JP       2       JRNC       4       SET       2       JRZ       4       DEC       2       JRC       4       LD       rr,a       9         1       pcr       2       et       1       pcr       2       b1,rr       e       v       a       e       a       pr       2       dir       fr,a       9       1001         A       pcr       2       et       1       pcr       2       JRNC       4       RES       2       JRZ       4       RCL       2       JRC       4       AND       A       A       A       A       A       DEC       2       JRC       4       SET       2       JRZ       4       LD       2       JRC       4       AND       A       A       AND       A       A       A       DEC       2       JRC       4       SET       2       JRZ       4       LD       2       JRC	1000	1	pcr	2		ext	1	pcr	2	b.d	1		pcr			1		prc	1		1000
1001         e         abc         e         b1,rr         e         v         e         rr,a         1001           1         pcr         2         ext         1         pcr         2         b.d         1         pr         1         sd         1         pr         2         dir         1001           A         e         abc         e         b5,rr         e         a         e         a,(y)         1010           B         e         abc         e         b5,rr         e         a         e         a,(y)         1010           B         e         abc         e         b5,rr         e         JRZ         4         LD         2         JRC         4         AND           B         e         abc         e         b5,rr         e         JRZ         4         LD         2         JRC         4         SE         2         JRZ         4         LD         2         dir         AnND         A,rr         B         B         B         B         B         B         B         B         B         B         B         B         B         B         B         B	_	2	RNZ	4		JP	2		4	SET	2		JRZ	4	DEC	2		JRC	4	LD	_
1       pcr       2       ext       1       pcr       2       jk       1       pcr       1       sk       1       pcr       2       jk			е		abc			е		b1,rr		е			v		е			rr,a	
A       ·····       ······       ······       ······	1001	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	sd	1		prc	2	dir	1001
1010         1         per         2         ext         1         per         2         b,11         per         1         per         1         per         1         per         1         per         1         ind         1         per         1         ind         1         per         1         ind         1         per         1         ind         1         1         1         1         1         1         1         1         1         1         1         1         1         1         1 <th1< th="">         1         1         <!--</td--><td>_</td><td>2</td><td>JRNZ</td><td>4</td><td></td><td>JP</td><td>2</td><td>JRNC</td><td>4</td><td>RES</td><td>2</td><td></td><td>JRZ</td><td>4</td><td>RCL</td><td>2</td><td>,</td><td>JRC</td><td>4</td><td>AND</td><td>_</td></th1<>	_	2	JRNZ	4		JP	2	JRNC	4	RES	2		JRZ	4	RCL	2	,	JRC	4	AND	_
1       pcr       2       ext       1       pcr       1       inh       1       inh <td< td=""><td>A 1010</td><td></td><td>е</td><td></td><td>abc</td><td></td><td></td><td>е</td><td></td><td>b5,rr</td><td></td><td>е</td><td></td><td></td><td>а</td><td></td><td>е</td><td></td><td></td><td>a,(y)</td><td></td></td<>	A 1010		е		abc			е		b5,rr		е			а		е			a,(y)	
B       e       abc       e       b5,rr       e       v,a       e       a,rr       B       1011         1       pcr       2       ext       1       pcr       2       b.d       1       pcr       1       sd       1       pcr       2       dir         1       pcr       2       ext       1       pcr       2       b.d       1       pcr       1       pcr       2       dir       1011         1       pcr       2       ext       1       pcr       2       b.d       1       pcr       1       pcr       2       dir       1011         1       pcr       2       ext       1       pcr       2       JRZ       4       SUB       a,(y)       a,(y)       1       1001         1       pcr       2       ext       1       pcr       2       JRZ       4       DEC       2       JRZ       4       SUB       a,(y)       1       1       prc       1       id       prc       1       id       prc       1       id       prc       1       1       id       prc       1       id       prc       1 <td< td=""><td>1010</td><td>1</td><td>pcr</td><td>2</td><td></td><td>ext</td><td>1</td><td>pcr</td><td>2</td><td>b.d</td><td>1</td><td></td><td>pcr</td><td>1</td><td>inh</td><td>1</td><td></td><td>prc</td><td>1</td><td>ind</td><td>1010</td></td<>	1010	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	inh	1		prc	1	ind	1010
B       e       abc       e       b5,rr       e       v,a       e       a,rr       B       1011         1       pcr       2       ext       1       pcr       2       b.d       1       pcr       1       sd       1       pcr       2       dir         1       pcr       2       ext       1       pcr       2       b.d       1       pcr       1       pcr       2       dir       1011         1       pcr       2       ext       1       pcr       2       b.d       1       pcr       1       pcr       2       dir       1011         1       pcr       2       ext       1       pcr       2       JRZ       4       SUB       a,(y)       a,(y)       1       1001         1       pcr       2       ext       1       pcr       2       JRZ       4       DEC       2       JRZ       4       SUB       a,(y)       1       1       prc       1       id       prc       1       id       prc       1       id       prc       1       1       id       prc       1       id       prc       1 <td< td=""><td>_</td><td>2</td><td>JRNZ</td><td>4</td><td></td><td>JP</td><td>2</td><td>JRNC</td><td>4</td><td>SET</td><td>2</td><td></td><td>JRZ</td><td>4</td><td>LD</td><td>2</td><td>,</td><td>JRC</td><td>4</td><td>AND</td><td></td></td<>	_	2	JRNZ	4		JP	2	JRNC	4	SET	2		JRZ	4	LD	2	,	JRC	4	AND	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			е		abc			е		b5,rr		е			v,a		е			a,rr	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	1011	1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	sd	1		prc	2	dir	1011
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	0	2	JRNZ	4		JP	2	JRNC	4	RES	2		JRZ	2	RET	2		JRC	4	SUB	-
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			е		abc			е		b3,rr		е					е			a,(y)	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	inh	1		prc	1	ind	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		2	JRNZ	4		JP	2	JRNC	4	SET	2		JRZ	4	DEC	2		JRC	4	SUB	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $			е		abc			е		b3,rr		е			w		е			a,rr	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			pcr	2		ext	1	pcr	2	b.d	1		pcr	1	sd	1		prc	2	dir	
1110     1     pcr     2     ext     1     pcr     2     b.r.     e     e     1     inh     1     prc     1     ind       1     pcr     2     ext     1     pcr     2     b.d     1     pcr     1     inh     1     prc     1     ind       1     pcr     2     JRNZ     4     JP     2     JRNC     4     SET     2     JRZ     4     LD     2     JRC     4     DEC       F     1111     e     abc     e     b7,rr     e     w,a     e     rr     F		2	JRNZ	4		JP	2	JRNC	4	RES	2		JRZ	2	WAIT	2	,	JRC	4	DEC	
I         pcr         2         ext         1         pcr         2         b.d         1         pcr         1         prc         1         ind           F         2         JRNZ         4         JP         2         JRNC         4         SET         2         JRZ         4         LD         2         JRC         4         DEC         F           1111         e         abc         e         b7,rr         e         w,a         e         rr         F           1111         2         JRC         4         SET         2         JRZ         4         LD         2         JRC         4         DEC         F           1111         e         b7,rr         e         w,a         e         rr         F	E 1110		е		abc			е		b7,rr		е					е			(y)	
F 1111eabceb7,rrew,aerrF 1111		1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	inh	1		prc	1	ind	
1111 e add e d',rr e w,a e rr 1111	-	2	JRNZ	4		JP	2	JRNC	4	SET	2		JRZ	4	LD	2		JRC	4	DEC	-
			е		abc			е		b7,rr		е			w,a		е			rr	
1 pcr 2 ext 1 pcr 2 b.d 1 pcr 1 sd 1 prc 2 dir		1	pcr	2		ext	1	pcr	2	b.d	1		pcr	1	sd	1		prc	2	dir	

- Abbreviations for Addressing Modes:
   Legend:

   dir
   Direct
   #
   Indicates III egal Instructions

   sd
   Short Direct
   e
   5 Bit Displacement

   imm
   Immediate
   b
   3 Bit Address

   inh
   Inherent
   rr
   1byte dataspace address

   ext
   Extended
   nn
   1 byte immediate data

   b.d
   Bit Direct
   abc
   12 bit address

   et
   Pit Treet
   ee
   8 bit Displacement

   Bit Test bt

- 8 bit Displacement ee
- Program Counter Relative Indirect pcr ind

Cycle Mnemonic 2 JRC Operand е p<u>r</u>c Bytes Addressing Mode

64/84



# **6 ELECTRICAL CHARACTERISTICS**

# **6.1 ABSOLUTE MAXIMUM RATINGS**

This product contains devices to protect the inputs against damage due to high static voltages, however it is advisable to take normal precaution to avoid application of any voltage higher than the specified maximum rated voltages.

For proper operation it is recommended that  $V_{I}$  and  $V_{O}$  be higher than  $V_{SS}$  and lower than  $V_{DD}.$  Reliability is enhanced if unused inputs are connected to an appropriate logic voltage level ( $V_{DD}$  or  $V_{SS}).$ 

**Power Considerations**. The average chip-junction temperature, Tj, in Celsius can be obtained from:

Tj=TA + PD x RthJA

Where:TA = Ambient Temperature.

RthJA =Package thermal resistance (junction-to ambient).

PD = Pint + Pport.

Pint =IDD x VDD (chip internal power).

Pport =Port power dissipation (determined by the user).

Symbol	Parameter	Value	Unit
V <sub>DD</sub>	Supply Voltage	-0.3 to 7.0	V
VI	Input Voltage	$V_{SS}$ - 0.3 to $V_{DD}$ + 0.3 <sup>(1)</sup>	V
Vo	Output Voltage	$V_{SS}$ - 0.3 to $V_{DD}$ + 0.3 <sup>(1)</sup>	V
IV <sub>DD</sub>	Total Current into V <sub>DD</sub> (source)	80	mA
IV <sub>SS</sub>	Total Current out of V <sub>SS</sub> (sink)	100	mA
Тj	Junction Temperature	150	°C
T <sub>STG</sub>	Storage Temperature	-60 to 150	°C

Notes:

ST

 Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

- (1) Within these limits, clamping diodes are guarantee to be not conductive. Voltages outside these limits are authorised as long as injection current is kept within the specification.

# ST62T53C/T60C/T63C ST62E60C

# **6.2 RECOMMENDED OPERATING CONDITIONS**


Symbol	Perameter	Toot Conditions		Value		Unit
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
T <sub>A</sub>	Operating Temperature	6 Suffix Version 1 Suffix Version 3 Suffix Version	-40 0 -40		85 70 125	°C
	Operating Supply Voltage (Except ST626xB ROM devices)	$\label{eq:fosc} \begin{array}{l} f_{OSC} = 4MHz, \ 1 \ \& \ 6 \ Suffix \\ f_{OSC} = 4MHz, \ 3 \ Suffix \\ fosc = 8MHz, \ 1 \ \& \ 6 \ Suffix \\ fosc = 8MHz, \ 3 \ Suffix \end{array}$	3.0 3.0 3.6 4.5		6.0 6.0 6.0 6.0	V
V <sub>DD</sub>	Operating Supply Voltage (ST626xB ROM devices)		3.0 3.0 4.0 4.5		6.0 6.0 6.0 6.0	V
£	Oscillator Frequency <sup>2)</sup> (Except ST626xB ROM devices)	$\begin{array}{l} V_{DD} = 3.0V, 1 \ \& \ 6 \ Suffix \\ V_{DD} = 3.0V \ , \ 3 \ Suffix \\ V_{DD} = 3.6V \ , \ 1 \ \& \ 6 \ Suffix \\ V_{DD} = 3.6V \ , \ 3 \ Suffix \end{array}$	0 0 0 0		4.0 4.0 8.0 4.0	MHz
fosc	Oscillator Frequency <sup>2)</sup> (ST626xB ROM devices)	$\begin{array}{l} V_{DD} = 3.0V, 1 \ \& \ 6 \ Suffix \\ V_{DD} = 3.0V \ , \ 3 \ Suffix \\ V_{DD} = 4.0V \ , \ 1 \ \& \ 6 \ Suffix \\ V_{DD} = 4.0V \ , \ 3 \ Suffix \end{array}$	0 0 0 0		4.0 4.0 8.0 4.0	MHz
I <sub>INJ+</sub>	Pin Injection Current (positive)	V <sub>DD</sub> = 4.5 to 5.5V			+5	mA
I <sub>INJ-</sub>	Pin Injection Current (negative)	$V_{DD} = 4.5 \text{ to } 5.5 \text{V}$			-5	mA

#### Notes:

1. Care must be taken in case of negative current injection, where adapted impedance must be respected on analog sources to not affect the A/D conversion. For a -1mA injection, a maximum 10 K $\Omega$  is recommended.

2.An oscillator frequency above 1MHz is recommended for reliable A/D results





The shaded area is outside the recommended operating range; device functionality is not guaranteed under these conditions.

# **6.3 DC ELECTRICAL CHARACTERISTICS**

# (T<sub>A</sub> = -40 to +125°C unless otherwise specified)

				Value		
Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V <sub>IL</sub>	Input Low Level Voltage All Input pins				V <sub>DD</sub> x 0.3	V
V <sub>IH</sub>	Input High Level Voltage All Input pins		V <sub>DD</sub> x 0.7			V
V <sub>Hys</sub>	Hysteresis Voltage <sup>(1)</sup> All Input pins	V <sub>DD</sub> = 5V V <sub>DD</sub> = 3V	0.2 0.2			V
V <sub>up</sub>	LVD Threshold in power-on			4.1	4.3	
V <sub>dn</sub>	LVD threshold in powerdown		3.5	3.8		
	Low Level Output Voltage All Output pins	V <sub>DD</sub> = 5.0V; I <sub>OL</sub> = +10μA V <sub>DD</sub> = 5.0V; I <sub>OL</sub> = + 3mA			0.1 0.8	
V <sub>OL</sub>	Low Level Output Voltage 30 mA Sink I/O pins	$V_{DD}$ = 5.0V; $I_{OL}$ = +10µA $V_{DD}$ = 5.0V; $I_{OL}$ = +7mA $V_{DD}$ = 5.0V; $I_{OL}$ = +15mA			0.1 0.8 1.3	V
V <sub>OH</sub>	High Level Output Voltage All Output pins	V <sub>DD</sub> = 5.0V; I <sub>OH</sub> = -10μA V <sub>DD</sub> = 5.0V; I <sub>OH</sub> = -3.0mA	4.9 3.5			V
R <sub>PU</sub>	Pull-up Resistance	All Input pins	40	100	350	ΚΩ
INPU		RESET pin	150	350	900	1132
IIL	Input Leakage Current All Input pins but RESET	$V_{IN} = V_{SS}$ (No Pull-Up configured) $V_{IN} = V_{DD}$		0.1	1.0	μA
I <sub>IH</sub>	Input Leakage Current RESET pin	$V_{IN} = V_{SS}$ $V_{IN} = V_{DD}$	-8	-16	-30 10	μΑ
	Supply Current in RESET Mode	V <sub>RESET</sub> =V <sub>SS</sub> f <sub>OSC</sub> =8MHz			7	mA
	Supply Current in RUN Mode <sup>(2)</sup>	V <sub>DD</sub> =5.0V f <sub>INT</sub> =8MHz			7	mA
I <sub>DD</sub>	Supply Current in WAIT Mode <sup>(3)</sup>	V <sub>DD</sub> =5.0V f <sub>INT</sub> =8MHz			2.5	mA
	Supply Current in STOP Mode, with LVD disabled <sup>(3)</sup>	I <sub>LOAD</sub> =0mA V <sub>DD</sub> =5.0V			20	μA
	Supply Current in STOP Mode, with LVD enabled <sup>(3)</sup>	I <sub>LOAD</sub> =0mA V <sub>DD</sub> =5.0V			500	
Retention	EPROM Data Retention	$T_A = 55^{\circ}C$	10			years

Notes:

(1) Hysteresis voltage between switching levels

(2) All peripherals running(3) All peripherals in stand-by

# DC ELECTRICAL CHARACTERISTICS (Cont'd)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C} \text{ unless otherwise specified}))$ 

Symbol		Test Conditions				
	Parameter		Min.	Тур.	Max.	Unit
V <sub>up</sub>	LVD Threshold in power-on		V <sub>dn</sub> +50 mV	4.1	4.3	V
V <sub>dn</sub>	LVD threshold in powerdown		3.6	3.8	V <sub>up</sub> -50 mV	V
	Low Level Output Voltage All Output pins	$V_{DD}$ = 5.0V; $I_{OL}$ = +10µA $V_{DD}$ = 5.0V; $I_{OL}$ = + 5mA $V_{DD}$ = 5.0V; $I_{OL}$ = + 10mAv			0.1 0.8 1.2	V
V <sub>OL</sub>	Low Level Output Voltage 30 mA Sink I/O pins	$ \begin{array}{l} V_{DD}{=}\;5.0V; \ I_{OL}{=}\;{+}10\mu A \\ V_{DD}{=}\;5.0V; \ I_{OL}{=}\;{+}10m A \\ V_{DD}{=}\;5.0V; \ I_{OL}{=}\;{+}20m A \\ V_{DD}{=}\;5.0V; \ I_{OL}{=}\;{+}30m A \end{array} $			0.1 0.8 1.3 2.0	
V <sub>OH</sub>	High Level Output Voltage All Output pins	V <sub>DD</sub> = 5.0V; I <sub>OH</sub> = -10μA V <sub>DD</sub> = 5.0V; I <sub>OH</sub> = -5.0mA	4.9 3.5			V
I <sub>DD</sub>	Supply Current in STOP Mode, with LVD disabled $(*)$	I <sub>LOAD</sub> =0mA V <sub>DD</sub> =5.0V			10	μΑ

Note:

(\*) All Peripherals in stand-by.

# **6.4 AC ELECTRICAL CHARACTERISTICS**

 $(T_A = -40 \text{ to } +125^{\circ}\text{C} \text{ unless otherwise specified})$ 

Symbol	Parameter	Test Conditions		Unit		
Symbol			Min.	Тур.	Max.	
t <sub>REC</sub>	Supply Recovery Time <sup>(1)</sup>		100			ms
T <sub>WEE</sub>	EEPROM Write Time	$ \begin{array}{l} T_A = 25^\circ C \\ T_A = 85^\circ C \\ T_A = 125^\circ C \end{array} \end{array} $		5 10 20	10 20 30	ms
Endurance (2)	EEPROM WRITE/ERASE Cycle	Q <sub>A</sub> L <sub>OT</sub> Acceptance (25°C)	300,000	1 million		cycles
Retention	EEPROM Data Retention	$T_A = 55^{\circ}C$	10			years
f <sub>LFAO</sub>	Internal frequency with LFAO active		200	400	800	kHz
f <sub>OSG</sub>	Internal Frequency with OSG enabled <sup>2)</sup>	$V_{DD} = 3V$ $V_{DD} = 3.6V$ $V_{DD} = 4.5V$ $V_{DD} = 6V$	1 1 2 2		f <sub>OSC</sub>	MHz
	Internal frequency with RC oscilla-	$\begin{array}{l} \text{VDD=5.0V} \text{ (Except 626xB ROM)} \\ \text{R=47k}\Omega \\ \text{R=100k}\Omega \\ \text{R=470k}\Omega \end{array}$	4 2.7 800	5 3.2 850	5.8 3.5 900	MHz MHz kHz
f <sub>RC</sub>	tor and OSG disabled <sup>2) 3)</sup>	VDD=5.0V (626xB ROM) R=10kΩ R=27kΩ R=67kΩ R=100kΩ	6.3 4.7 2.8 2.2	8.2 5.9 3.6 2.8	9.8 7 4.3 3.4	MHz MHz MHz MHz MHz
C <sub>IN</sub>	Input Capacitance	All Inputs Pins			10	pF
C <sub>OUT</sub>	Output Capacitance	All Outputs Pins			10	pF

Notes: 1. Period for which  $V_{DD}$  has to be connected at 0V to allow internal Reset function at next power-up.

3. Measure performed with OSCin pin soldered on PCB, with an around 2pF equivalent capacitance.



<sup>2</sup> An oscillator frequency above 1MHz is recommended for reliable A/D results.

# **6.5 A/D CONVERTER CHARACTERISTICS**

Symbol	Parameter	Test Conditions		Unit		
			Min.	Тур.	Max.	Onic
Res	Resolution			8		Bit
A <sub>TOT</sub>	Total Accuracy <sup>(1) (2)</sup>	f <sub>OSC</sub> > 1.2MHz f <sub>OSC</sub> > 32kHz			±2 ±4	LSB
t <sub>C</sub>	Conversion Time	$f_{OSC} = 8MHz (T_A < 85^{\circ}C)$ $f_{OSC} = 4 MHz$		70 140		μs
ZIR	Zero Input Reading	Conversion result when $V_{IN} = V_{SS}$	00			Hex
FSR	Full Scale Reading	Conversion result when $V_{IN} = V_{DD}$			FF	Hex
AD	Analog Input Current During Conversion	V <sub>DD</sub> = 4.5V			1.0	μA
ACIN	Analog Input Capacitance			2	5	pF

Notes:
1. Noise at VDD, VSS <10mV</li>
2. With oscillator frequencies less than 1MHz, the A/D Converter accuracy is decreased.

# **6.6 TIMER CHARACTERISTICS**

(T<sub>A</sub> = -40 to +125°C unless otherwise specified)

Symbol	Parameter	Test Conditions		Unit		
			Min.	Тур.	Max.	Onic
f <sub>IN</sub>	Input Frequency on TIMER Pin				<u><i>f</i>int</u> 4	MHz
t <sub>W</sub>	Pulse Width at TIMER Pin	V <sub>DD</sub> = 3.0V V <sub>DD</sub> >4.5V	1 125			μs ns

# **6.7 SPI CHARACTERISTICS**

(T<sub>A</sub> = -40 to +125°C unless otherwise specified)

Symbol	Parameter	Test Conditions	Value			Unit
			Min.	Тур.	Max.	
F <sub>CL</sub>	Clock Frequency	Applied on Scl			500	kHz
t <sub>SU</sub>	Set-up Time	Applied on Sin		250		ns
t <sub>h</sub>	Hold Time	Applied onSin		50		ns

# **6.8 ARTIMER ELECTRICAL CHARACTERISTICS**

 $(T_A = -40 \text{ to } +125^{\circ}\text{C} \text{ unless otherwise specified})$ 

Symbol	Parameter	Test Conditions	Value			Unit
Symbol		Test conditions	Min	Тур	Max	Unit
f <sub>IN</sub>	Input Frequency on ARTIMin Pin	RUN and WAIT Modes				MHz
		STOP mode			2	

# ST62T53C/T60C/T63C ST62E60C





Figure 37. Vol versus IoI on all I/O port at Vdd=5V







Figure 39. Vol versus lol for High sink (30mA) I/Oports at T=25°C







Figure 40. Vol versus Iol for High sink (30mA) I/O ports at Vdd=5V








Figure 42. Voh versus loh on all I/O port at Vdd=5V



# ST62T53C/T60C/T63C ST62E60C



# Figure 43. Idd WAIT versus $V_{DD}$ at 8 Mhz for OTP devices

Figure 44. Idd STOP versus V<sub>DD</sub> for OTP devices





Figure 45. Idd STOP versus  $V_{\text{DD}}$  for ROM devices






Figure 46. Idd WAIT versus V<sub>DD</sub> at 8Mhz for ROM devices







Figure 48. LVD thresholds versus temperature



## ST62T53C/T60C/T63C ST62E60C






Figure 49. RC frequency versus V<sub>DD</sub> for ROM ST626xB only





# **7 GENERAL INFORMATION**

### 7.1 PACKAGE MECHANICAL DATA

#### Figure 51. 20-Pin Plastic Dual In-Line Package, 300-mil Width






Figure 52. 20-Pin Ceramic Side-Brazed Dual In-Line Package



#### PACKAGE MECHANICAL DATA (Cont'd)

#### Figure 53. 20-Pin Plastic Small Outline Package, 300-mil Width



#### 7.2 ORDERING INFORMATION

#### Table 230TP/EPROM VERSION ORDERING INFORMATION


Sales Type	Program Memory (Bytes)	EEPROM (Bytes)	Temperature Range	Package
ST62T53CB6 ST62T53CB3	1836 (OTP)	_	-40 to + 85°C -40 to + 125°C	PDIP20
ST62T53CM6 ST62T53CM3		-	-40 to + 85°C -40 to + 125°C	PSO20
ST62T60CB6 ST62T60CB3	3884 (OTP)	128	-40 to + 85°C -40 to + 125°C	PDIP20
ST62T60CM6 ST62T60CM3	- 3004 (017)	120	-40 to + 85°C -40 to + 125°C	PSO20
ST62T63CB6	1926 (OTD)	64	-40 to + 85°C	PDIP20
ST62T63CM6	- 1836 (OTP)	04	-40 10 + 65 C	PSO20
ST62E60CF1	3884 (EPROM)	128	0 to +70°C	CDIP20



# ST62P53C/P60C/P63C

# 8-BIT FASTROM MCUs WITH A/D CONVERTER, SAFE RESET, AUTO-RELOAD TIMER, EEPROM AND SPI

- 3.0 to 6.0V Supply Operating Range
- 8 MHz Maximum Clock Frequency
- -40 to +125°C Operating Temperature Range
- Run, Wait and Stop Modes
- 5 Interrupt Vectors
- Look-up Table capability in Program Memory
- Data Storage in Program Memory: User selectable size
- Data RAM: 128 bytes
- DataEEPROM: 64/128 bytes (none on ST62P53C)
- User Programmable Options
- 13 I/O pins, fully programmable as:
  - Input with pull-up resistor
  - Input without pull-up resistor
  - Input with interrupt generation
  - Open-drain or push-pull output
  - Analog Input
- 6 I/O lines can sink up to 30mA to drive LEDs or TRIACs directly
- 8-bit Timer/Counter with 7-bit programmable prescaler
- 8-bit Auto-reload Timer with 7-bit programmable prescaler (AR Timer)
- Digital Watchdog
- Oscillator Safe Guard
- Low Voltage Detector for Safe Reset
- 8-bit A/D Converter with 7 analog inputs
- 8-bit Synchronous Peripheral Interface (SPI)
- On-chip Clock oscillator can be driven by Quartz Crystal Ceramic resonator or RC network
- User configurable Power-on Reset
- One external Non-Maskable Interrupt
- ST626x-EMU2 Emulation and Development System (connects to an MS-DOS PC via a parallel port).



#### DEVICE SUMMARY

DEVICE	ROM (Bytes)	EEPROM
ST62P53C	1836	-
ST62P60C	3884	128
ST62P63C	1836	64

## **1 GENERAL DESCRIPTION**

#### **1.1 INTRODUCTION**

The ST62P53C, ST62P60C and ST62P63C are the Factory Advanced Service Technique ROM (FASTROM) versions of ST62T53C, ST6260B and ST62T63C OTP devices.

They offer the same functionality as OTP devices, selecting as FASTROM options the options defined in the programmable option byte of the OTP version.

#### **1.2 ORDERING INFORMATION**

The following section deals with the procedure for transfer of customer codes to STMicroelectronics.

#### 1.2.1 Transfer of Customer Code

Customer code is made up of the ROM contents and the list of the selected FASTROM options. The ROM contents are to be sent on diskette, or by electronic means, with the hexadecimal file generated by the development tool. All unused bytes must be set to FFh.

The selected options are communicated to STMicroelectronics using the correctly filled OPTION LIST appended. See page 82.

#### **1.2.2 Listing Generation and Verification**

When STMicroelectronics receives the user's ROM contents, a computer listing is generated from it. This listing refers exactly to the ROM con-

 Table 26. FASTROM Version Ordering Information

tents and options which will be used to produce the specified MCU. The listing is then returned to the customer who must thoroughly check, complete, sign and return it to STMicroelectronics. The signed listing forms a part of the contractual agreement for the production of the specific customer MCU.

The STMicroelectronics Sales Organization will be pleased to provide detailed information on contractual points.

#### Table 24. ROM Memory Map for ST62P60C

Device Address	Description
0000h-007Fh	Reserved
0080h-0F9Fh	User ROM
0FA0h-0FEFh	Reserved
0FF0h-0FF7h	Interrupt Vectors
0FF8h-0FFBh	Reserved
0FFCh-0FFDh	NMI Interrupt Vector
0FFEh-0FFFh	Reset Vector

#### Table 25. ROM Memory Map: ST62P53C/P63C

Device Address	Description
0000h-087Fh	Reserved
0880h-0F9Fh	User ROM
0FA0h-0FEFh	Reserved
0FF0h-0FF7h	Interrupt Vectors
0FF8h-0FFBh	Reserved
0FFCh-0FFDh	NMI Interrupt Vector
0FFEh-0FFFh	Reset Vector

Sales Type	ROM (Bytes)	EEPROM (Bytes)	Temperature Range	Package
ST62P53CB1/XXX ST62P53CB6/XXX ST62P53CB3/XXX (*)	1836		0 to + 70°C -40 to + 85°C -40 to + 125°C	PDIP20
ST62P53CM1/XXX ST62P53CM6/XXX ST62P53CM3/XXX (*)	1630	-	0 to + 70°C -40 to + 85°C -40 to + 125°C	PSO20
ST62P60CB1/XXX ST62P60CB6/XXX ST62P60CB3/XXX (*)	2004	128	0 to + 70°C -40 to + 85°C -40 to + 125°C	PDIP20
ST62P60CM1/XXX ST62P60CM6/XXX ST62P60CM3/XXX (*)	3884	120	0 to + 70°C -40 to + 85°C -40 to + 125°C	PSO20
ST62P63CB1/XXX ST62P63CB6/XXX ST62P63CB3/XXX (*)	1836	64	0 to + 70°C -40 to + 85°C -40 to + 125°C	PDIP20
ST62P63CM1/XXX ST62P63CM6/XXX ST62P63CM3/XXX (*)	1030	υ <del>τ</del>	0 to + 70°C -40 to + 85°C -40 to + 125°C	PSO20


(\*) Advanced information



# ST6253C/60B/63B

# 8-BIT ROM MCUs WITH A/D CONVERTER, SAFE RESET, AUTO-RELOAD TIMER, EEPROM AND SPI

- 3.0 to 6.0V Supply Operating Range
- 8 MHz Maximum Clock Frequency
- -40 to +125°C Operating Temperature Range
- Run, Wait and Stop Modes
- 5 Interrupt Vectors
- Look-up Table capability in Program Memory
- Data Storage in Program Memory: User selectable size
- Data RAM: 128 bytes
- Data EEPROM: 64/128 bytes (none on ST6253C)
- User Programmable Options
- 13 I/O pins, fully programmable as:
  - Input with pull-up resistor
  - Input without pull-up resistor
  - Input with interrupt generation
  - Open-drain or push-pull output
  - Analog Input
- 6 I/O lines can sink up to 30mA to drive LEDs or TRIACs directly
- 8-bit Timer/Counter with 7-bit programmable prescaler
- 8-bit Auto-reload Timer with 7-bit programmable prescaler (AR Timer)
- Digital Watchdog
- 8-bit A/D Converter with 7 analog inputs
- 8-bit Synchronous Peripheral Interface (SPI)
- On-chip Clock oscillator can be driven by Quartz Crystal Ceramic resonator or RC network
- User configurable Power-on Reset
- One external Non-Maskable Interrupt
- ST626x-EMU2 Emulation and Development System (connects to an MS-DOS PC via a parallel port).



#### **DEVICE SUMMARY**

DEVICE	ROM (Bytes)	EEPROM	LVD & OSG
ST6253C	1836	-	Yes
ST6260B	3884	128	No
ST6263B	1836	64	No


## **1 GENERAL DESCRIPTION**

#### **1.1 INTRODUCTION**

The ST6253C, ST6260B and ST6263B are mask programmed ROM versions of ST62T53C, ST6260B and ST62T63C OTP devices.

They offer the same functionality as OTP devices, selecting as ROM options the options defined in the programmable option byte of the OTP version, except the LVD & OSG options that are not available on the ST6260B/63B ROM device.






#### **1.2 ROM READOUT PROTECTION**

If the ROM READOUT PROTECTION option is selected, a protection fuse can be blown to prevent any access to the program memory content.

In case the user wants to blow this fuse, high voltage must be applied on the TEST pin.

Figure 55. Programming Circuit



Note: ZPD15 is used for overvoltage protection

#### **1.3 ORDERING INFORMATION**

The following section deals with the procedure for transfer of customer codes to STMicroelectronics.

#### 1.3.1 Transfer of Customer Code

Customer code is made up of the ROM contents and the list of the selected mask options. The ROM contents are to be sent on diskette, or by electronic means, with the hexadecimal file generated by the development tool. All unused bytes must be set to FFh.

The selected mask options are communicated to STMicroelectronics using the correctly filled OP-TION LIST appended. See page 82.

#### **1.3.2 Listing Generation and Verification**

When STMicroelectronics receives the user's ROM contents, a computer listing is generated from it. This listing refers exactly to the mask which will be used to produce the specified MCU. The listing is then returned to the customer who must thoroughly check, complete, sign and return it to STMicroelectronics. The signed listing forms a part of the contractual agreement for the creation of the specific customer mask.

The STMicroelectronics Sales Organization will be pleased to provide detailed information on contractual points.

#### Table 27. ROM Memory Map for ST6260B

Device Address	Description
0000h-007Fh	Reserved
0080h-0F9Fh	User ROM
0FA0h-0FEFh	Reserved
0FF0h-0FF7h	Interrupt Vectors
0FF8h-0FFBh	Reserved
0FFCh-0FFDh	NMI Interrupt Vector
0FFEh-0FFFh	Reset Vector

#### Table 28. ROM Memory Map for ST6253C/63B

,	
Device Address	Description
0000h-087Fh	Reserved
0880h-0F9Fh	User ROM
0FA0h-0FEFh	Reserved
0FF0h-0FF7h	Interrupt Vectors
0FF8h-0FFBh	Reserved
0FFCh-0FFDh	NMI Interrupt Vector
0FFEh-0FFFh	Reset Vector

Sales Type	ROM (Bytes)	EEPROM (Bytes)	Temperature Range	Package
ST6253CB1/XXX ST6253CB6/XXX ST6253CB3/XXX	1836		0 to + 70°C -40 to + 85°C -40 to + 125°C	PDIP20
ST6253CM1/XXX ST6253CM6/XXX ST6253CM3/XXX	1836	-	0 to + 70°C -40 to + 85°C -40 to + 125°C	PSO20
ST6260BB1/XXX ST6260BB6/XXX ST6260BB3/XXX	2004	128	0 to + 70°C -40 to + 85°C -40 to + 125°C	PDIP20
ST6260BM1/XXX ST6260BM6/XXX ST6260BM3/XXX	3884	120	0 to + 70°C -40 to + 85°C -40 to + 125°C	PSO20
ST6263BB1/XXX ST6263BB6/XXX ST6263BB3/XXX	1836	64	0 to + 70°C -40 to + 85°C -40 to + 125°C	PDIP20
ST6263BM1/XXX ST6263BM6/XXX ST6263BM3/XXX	1030	04	0 to + 70°C -40 to + 85°C -40 to + 125°C	PSO20

#### **Table 1. ROM Version Ordering Information**

	ST6253C/60B/63B/	P53C/P60C/P63C MICROCON	ITROLLER OPTION LIST
Customer:			
Address:			
Contact:			
Phone:			
Reference:			
SIMicroelec	ctronics references:		
Device:	[ ] ST6253C (2 KB) [ ] ST62P53C (2 KB)	[ ] ST6260B (4 KB) [ ] ST62P60C (4 KB)	[ ] ST6263B (2 KB) [ ] ST62P63C (2 KB)
Package:		[ ] Dual in Line Plastic [ ] Small Outline Plastic wi	th conditioning
Conditioning	option:	[] Standard (Tube)	[] Tape & Reel
Temperature	Range:	[ ] 0°C to + 70°C [ ] - 40°C to + 125°C	[] - 40°C to + 85°C
Marking:		[] Standard marking [] Special marking (ROM PDIP28 (10 char PSO28 (8 char. r	only) . max): nax): r. max):
Authorized cl	haracters are letters, di	gits, '.', '-', '/' and spaces only.	r. max):
Oscillator Sa	feguard*:	[] Enabled	[] Disabled
Oscillator Se	lection:	[] Quartz crystal / Ceramic [] RC network	c resonator
Reset Delay:		[] 32768 cycle delay	[] 2048 cycle delay
Watchdog Se		[] Software Activation	[] Hardware Activation
	II-Up at RESET*:	[]Enabled	[] Disabled
	II-Up at RESET*:	[]Enabled	[] Disabled
External STC	OP Mode Control:	[]Enabled	[] Disabled
Readout Pro	tection: FAS	STROM:	[] Disabled
	RO	[] Enabled	
		[] Enabled:	
		[] Fuse is blown	by STMicroelectronics
			lown by the customer
		[] Disabled	
Low Voltage	Detector*:	[] Enabled	[] Disabled
NMI pull-up*:		[] Enabled	[] Disabled
		[] Enabled	[] Disabled
ADC Synchro			
ADC Synchro *except on S	102000/000		
*except on S Comments:		on:	
*except on S Comments: Oscillator Fre	equency in the applicati		
*except on S Comments: Oscillator Fre	equency in the applicati ating Range in the app	lication:	
*except on S Comments: Oscillator Fre Supply Opera	equency in the applicati ating Range in the app	lication:	

# **2 SUMMARY OF CHANGES**

Rev.	Main Changes	Date
2.8	Modification of "Additional Notes for EEPROM Parallel Mode" (p.13) In section 4.2 on page 43: vector #4 instead of vector #3 for the timer interrupt request. Changed f <sub>RC</sub> values in section 6.4 on page 68. Changed Figure 49 on page 74. Changed option list on page 82.	July 2001



Notes:

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without the express written approval of STMicroelectronics.

The ST logo is a registered trademark of STMicroelectronics

©2001 STMicroelectronics - All Rights Reserved.

Purchase of I<sup>2</sup>C Components by STMicroelectronics conveys a license under the Philips I<sup>2</sup>C Patent. Rights to use these components in an I<sup>2</sup>C system is granted provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

STMicroelectronics Group of Companies Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco - Singapore - Spain Sweden - Switzerland - United Kingdom - U.S.A.

http://www.st.com

