

16-Channel, 8-Channel, Differential 8-Channel and Differential 4-Channel, CMOS Analog MUXs with Active Overvoltage Protection

The HI-506A, HI-507A, HI-508A and HI-509A are analog multiplexers with active overvoltage protection. Analog input levels may greatly exceed either power supply without damaging the device or disturbing the signal path of other channels. Active protection circuitry assures that signal fidelity is maintained even under fault conditions that would destroy other multiplexers. Analog inputs can withstand constant 70V_{P-P} levels with ±15V supplies. Digital inputs will also sustain continuous faults up to 4V greater than either supply. In addition, signal sources are protected from short circuiting should multiplexer supply loss occur. Each input presents 1kΩ of resistance under this condition. These features make the HI-506A, HI-507A, HI-508A and HI-509A ideal for use in systems where the analog inputs originate from external equipment, or separately powered circuitry. All devices are fabricated with 44V dielectrically isolated CMOS technology. The HI-506A is a single 16-channel multiplexer, the HI-507A is an 8-channel differential multiplexer, the HI-508A is a single 8-channel multiplexer and the HI-509A is a differential 4-channel multiplexer. If input overvoltage protection is not needed the HI-506/507/508/509 multiplexers are recommended. For further information see Application Notes AN520 and AN521.

Features

- Analog Overvoltage 70V_{P-P}
- No Channel Interaction During Overvoltage
- Maximum Power Supply 44V
- Fail Safe with Power Loss (No Latch-Up)
- Break-Before-Make Switching
- Analog Signal Range ±15V
- Access Time. 500ns
- Power Dissipation 7.5mW

Applications


- Data Acquisition Systems
- Industrial Controls
- Telemetry

Ordering Information


PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #
HI1-0506A-2	-55 to 125	28 Ld CERDIP	F28.6
HI1-0506A-5	0 to 75	28 Ld CERDIP	F28.6
HI1-0506A-8	-55 to 125 + 160 Hour Burn-In	28 Ld CERDIP	F28.6
HI3-0506A-5	0 to 75	28 Ld PDIP	E28.6
HI3-0507A-5	0 to 75	28 Ld PDIP	E28.6
HI1-0508A-8	-55 to 125 + 160 Hour Burn-In	16 Ld CERDIP	F16.3
HI3-0508A-5	+0 to 75	16 Ld PDIP	E16.3
HI1-0509A-2	-55 to 125	16 Ld CERDIP	F16.3
HI1-0509A-5	0 to 75	16 Ld CERDIP	F16.3
HI1-0509A-8	-55 to 125 + 160 Hour Burn-In	16 Ld CERDIP	F16.3
HI3-0509A-5	0 to 75	16 Ld PDIP	E16.3

Pinouts


HI-506A (CERDIP, PDIP)
TOP VIEW




HI-507A (PDIP)
TOP VIEW



HI-508A (CERDIP, PDIP)
TOP VIEW



HI-509A (CERDIP, PDIP)
TOP VIEW



Truth Tables

HI-506A

A ₃	A ₂	A ₁	A ₀	EN	"ON" CHANNEL
X	X	X	X	L	None
L	L	L	L	H	1
L	L	L	H	H	2
L	L	H	L	H	3
L	L	H	H	H	4
L	H	L	L	H	5
L	H	L	H	H	6
L	H	H	L	H	7
L	H	H	H	H	8
H	L	L	L	H	9
H	L	L	H	H	10
H	L	H	L	H	11
H	L	H	H	H	12
H	H	L	L	H	13
H	H	L	H	H	14
H	H	H	L	H	15
H	H	H	H	H	16

HI-508A

A ₂	A ₁	A ₀	EN	"ON" CHANNEL
X	X	X	L	None
L	L	L	H	1
L	L	H	H	2
L	H	L	H	3
L	H	H	H	4
H	L	L	H	5
H	L	H	H	6
H	H	L	H	7
H	H	H	H	8

HI-509A


A ₁	A ₀	EN	"ON" CHANNEL PAIR
X	X	L	None
L	L	H	1
L	H	H	2
H	L	H	3
H	H	H	4

HI-507A


A ₂	A ₁	A ₀	EN	"ON" CHANNEL PAIR
X	X	X	L	None
L	L	L	H	1
L	L	H	H	2
L	H	L	H	3
L	H	H	H	4
H	L	L	H	5
H	L	H	H	6
H	H	L	H	7
H	H	H	H	8

Functional Diagrams


HI-506A




HI-507A



HI-508A




HI-509A




Schematic Diagrams


ADDRESS INPUT BUFFER AND LEVEL SHIFTER



ADDRESS DECODER



Schematic Diagrams (Continued)



HI-506A, HI-507A, HI-508A, HI-509A

Absolute Maximum Ratings

V+ to V-	+44V
V+ to GND	+22V
V- to GND	-25V
Digital Input Voltage (V _{EN} , V _A)	(V-) -4V to (V+) +4V or 20mA, Whichever Occurs First
Analog Signal (V _{IN} , V _{OUT})	(V-) -20V to (V+) +20V
Continuous Current, IN or OUT	20mA
Peak Current, IN or OUT, Pulsed 1ms, 10% Duty Cycle (Max) ..	40mA

Operating Conditions

Temperature Ranges

HI-506A/507A/508A/509A-2, -8	-55°C to 125°C
HI-506A/507A/508A/509A-5	0°C to 75°C

Thermal Information

Thermal Resistance (Typical, Note 1)	θ_{JA} (°C/W)	θ_{JC} (°C/W)
28 Ld CERDIP Package	55	18
16 Ld CERDIP Package	75	22
28 Ld PDIP Package	60	N/A
16 Ld PDIP Package	90	N/A
Maximum Junction Temperature		
CERDIP Packages	175°C	
PDIP Packages	150°C	
Maximum Storage Temperature Range	-65°C to 150°C	
Maximum Lead Temperature (Soldering 10s)	300°C	

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

- θ_{JA} is measured with the component mounted on an evaluation PC board in free air.

Electrical Specifications Supplies = +15V, -15V; V_{REF} Pin = Open; V_{AH} (Logic Level High) = 4V; V_{AL} (Logic Level Low) = 0.8V, Unless Otherwise Specified. For Test Conditions, Consult Test Circuits Section

PARAMETER	TEST CONDITIONS	TEMP (°C)	-2, -8			-5			UNITS
			MIN	TYP	MAX	MIN	TYP	MAX	
DYNAMIC CHARACTERISTICS									
Access Time, t _A	Note 2	25	-	0.5	-	-	0.5	-	μs
		Full	-	-	1.0	-	-	1.0	μs
Break-Before-Make Delay, t _{OPEN}	Note 2	25	25	80	-	25	80	-	ns
Enable Delay (ON), t _{ON(EN)}	Note 2	25	-	300	500	-	300	-	ns
		Full	-	-	1000	-	-	1000	ns
Enable Delay (OFF), t _{OFF(EN)}	Note 2	25	-	300	500	-	300	-	ns
		Full	-	-	1000	-	-	1000	ns
Settling Time, t _S HI-506A and HI-507A	To 0.1%	25	-	1.2	-	-	1.2	-	μs
		25	-	3.5	-	-	3.5	-	μs
	To 0.01%	25	-	1.2	-	-	1.2	-	μs
		25	-	3.5	-	-	3.5	-	μs
HI-508A and HI-509A	To 0.1%	25	-	1.2	-	-	1.2	-	μs
		25	-	3.5	-	-	3.5	-	μs
	To 0.01%	25	-	1.2	-	-	1.2	-	μs
		25	-	3.5	-	-	3.5	-	μs
Off Isolation	Note 7	25	50	68	-	50	68	-	dB
Channel Input Capacitance, C _{S(OFF)}		25	-	10	-	-	10	-	pF
Channel Output Capacitance, C _{D(OFF)}	HI-506A	25	-	52	-	-	52	-	pF
	HI-507A	25	-	30	-	-	30	-	pF
	HI-508A	25	-	25	-	-	25	-	pF
	HI-509A	25	-	12	-	-	12	-	pF
Digital Input Capacitance, C _A		25	-	10	-	-	10	-	pF
Input to Output Capacitance, C _{DS(OFF)}		25	-	0.1	-	-	0.1	-	pF
DIGITAL INPUT CHARACTERISTICS									
Input Low Threshold, TTL Drive, V _{AL}	Note 2	Full	-	-	0.8	-	-	0.8	V
Input High Threshold, V _{AH} (Note 9)	Note 2	Full	4.0	-	-	4.0	-	-	V
Input Leakage Current (High or Low), I _A	Notes 2, 6	Full	-	-	1.0	-	-	1.0	μA

HI-506A, HI-507A, HI-508A, HI-509A

Electrical Specifications Supplies = +15V, -15V; V_{REF} Pin = Open; V_{AH} (Logic Level High) = 4V; V_{AL} (Logic Level Low) = 0.8V, Unless Otherwise Specified. For Test Conditions, Consult Test Circuits Section **(Continued)**

PARAMETER	TEST CONDITIONS	TEMP (°C)	-2, -8			-5			UNITS	
			MIN	TYP	MAX	MIN	TYP	MAX		
MOS Drive, V _{AL} , HI-506A/HI-507A	V _{REF} = +10V	25	-	-	0.8	-	-	0.8	V	
MOS Drive, V _{AH} , HI-506A/HI-507A	V _{REF} = +10V	25	6.0	-	-	6.0	-	-	V	
ANALOG CHANNEL CHARACTERISTICS										
Analog Signal Range, V _{IIN}	Note 2	Full	-15	-	+15	-15	-	+15	V	
On Resistance, r _{ON}	Notes 2, 3	25	-	1.2	1.5	-	1.5	1.8	kΩ	
		Full	-	1.5	1.8	-	1.8	2.0	kΩ	
Off Input Leakage Current, I _{S(OFF)}	Notes 2, 4	25	-	0.03	-	-	0.03	-	nA	
		Full	-	-	50	-	-	50	nA	
Off Output Leakage Current, I _{D(OFF)}	Notes 2, 4	25	-	0.1	-	-	0.1	-	nA	
		HI-506A	Full	-	-	300	-	-	300	nA
		HI-507A	Full	-	-	200	-	-	200	nA
		HI-508A	Full	-	-	200	-	-	200	nA
		HI-509A	Full	-	-	100	-	-	100	nA
I _{D(OFF)} With Input Overvoltage Applied	Note 5	25	-	4.0	-	-	4.0	-	nA	
		Full	-	-	2.0	-	-	-	μA	
On Channel Leakage Current, I _{D(ON)}	Notes 2, 4	25	-	0.1	-	-	0.1	-	nA	
		HI-506A	Full	-	-	300	-	-	300	nA
		HI-507A	Full	-	-	200	-	-	200	nA
		HI-508A	Full	-	-	200	-	-	200	nA
		HI-509A	Full	-	-	100	-	-	100	nA
Differential Off Output Leakage Current, I _{DIFF} , (HI-507A, HI-509A Only)		Full	-	-	50	-	-	50	nA	
POWER SUPPLY CHARACTERISTICS										
Current, I ₊	Notes 2, 8	Full	-	0.5	2.0	-	0.5	2.0	mA	
Current, I ₋	Notes 2, 8	Full	-	0.02	1.0	-	0.02	1.0	mA	
Power Dissipation, P _D		Full	-	7.5	-	-	7.5	-	mW	

NOTES:

2. 100% tested for Dash 8. Leakage currents not tested at -55°C.
3. V_{OUT} = ±10V, I_{OUT} = ±100μA.
4. 10nA is the practical lower limit for high speed measurement in the production test environment.
5. Analog Overvoltage = ±33V.
6. Digital input leakage is primarily due to the clamp diodes (see Schematic). Typical leakage is less than 1nA at 25°C.
7. V_{EN} = 0.8V, R_L = 1K, C_L = 15pF, V_S = 7V_{RMS}, f = 100kHz.
8. V_{EN}, V_A = 0V or 4V.
9. To drive from DTL/TTL Circuits, 1kΩ pull-up resistors to +5V supply are recommended.

Test Circuits and Waveforms $T_A = 25^\circ\text{C}$, $V_{\text{SUPPLY}} = \pm 15\text{V}$, $V_{\text{AH}} = 4\text{V}$, $V_{\text{AL}} = 0.8\text{V}$, $V_{\text{REF}} = \text{Open}$, Unless Otherwise Specified




FIGURE 1A. TEST CIRCUIT




FIGURE 1B. ON RESISTANCE vs ANALOG INPUT VOLTAGE




FIGURE 1C. NORMALIZED ON RESISTANCE vs SUPPLY VOLTAGE

FIGURE 1. ON RESISTANCE




FIGURE 2A. LEAKAGE CURRENT vs TEMPERATURE




FIGURE 2B. $I_{D(OFF)}$ TEST CIRCUIT (NOTE 10)

Test Circuits and Waveforms $T_A = 25^\circ\text{C}$, $V_{\text{SUPPLY}} = \pm 15\text{V}$, $V_{\text{AH}} = 4\text{V}$, $V_{\text{AL}} = 0.8\text{V}$, $V_{\text{REF}} = \text{Open}$,
Unless Otherwise Specified (Continued)




FIGURE 2C. $I_{S(\text{OFF})}$ TEST CIRCUIT (NOTE 10)




FIGURE 2D. $I_{D(\text{ON})}$ TEST CIRCUIT (NOTE 10)

NOTE:

10. Two measurements per channel: $\pm 10\text{V}$ and $\mp 10\text{V}$. (Two measurements per device for $I_{D(\text{OFF})}$ $\pm 10\text{V}$ and $\mp 10\text{V}$.)

FIGURE 2. LEAKAGE CURRENTS




FIGURE 3A. ANALOG INPUT OVERVOLTAGE CHARACTERISTICS




FIGURE 3B. TEST CIRCUIT

FIGURE 3. ANALOG INPUT OVERVOLTAGE CHARACTERISTICS




FIGURE 4A. ON CHANNEL CURRENT vs VOLTAGE




FIGURE 4B. TEST CIRCUIT

FIGURE 4. ON CHANNEL CURRENT

Test Circuits and Waveforms $T_A = 25^\circ\text{C}$, $V_{\text{SUPPLY}} = \pm 15\text{V}$, $V_{\text{AH}} = 4\text{V}$, $V_{\text{AL}} = 0.8\text{V}$, $V_{\text{REF}} = \text{Open}$,
Unless Otherwise Specified (Continued)





FIGURE 5A. SUPPLY CURRENT vs TOGGLE FREQUENCY



† Similar connection for HI-507A/HI-508A/HI-509A

FIGURE 5B. TEST CIRCUIT

FIGURE 5. DYNAMIC SUPPLY CURRENT





FIGURE 6A. ACCESS TIME vs LOGIC LEVEL (HIGH)



† Similar connection for HI-507A/HI-580A/HI-509A

FIGURE 6B. TEST CIRCUIT




FIGURE 6C. MEASUREMENT POINTS





FIGURE 6D. WAVEFORMS

FIGURE 6. ACCESS TIME

Test Circuits and Waveforms $T_A = 25^\circ\text{C}$, $V_{\text{SUPPLY}} = \pm 15\text{V}$, $V_{\text{AH}} = 4\text{V}$, $V_{\text{AL}} = 0.8\text{V}$, $V_{\text{REF}} = \text{Open}$,
Unless Otherwise Specified (Continued)



† Similar connection for HI-507A/HI-508A/HI-509A

FIGURE 7A. TEST CIRCUIT




FIGURE 7B. MEASUREMENT POINTS





FIGURE 7C. WAVEFORMS

FIGURE 7. BREAK-BEFORE-MAKE DELAY

Test Circuits and Waveforms $T_A = 25^\circ\text{C}$, $V_{\text{SUPPLY}} = \pm 15\text{V}$, $V_{\text{AH}} = 4\text{V}$, $V_{\text{AL}} = 0.8\text{V}$, $V_{\text{REF}} = \text{Open}$,
Unless Otherwise Specified (Continued)



† Similar connection for HI-507A/HI-508A/HI-509A

FIGURE 8A. TEST CIRCUIT




FIGURE 8B. MEASUREMENT POINTS




FIGURE 8C. WAVEFORMS

FIGURE 8. ENABLE DELAYS

Die Characteristics

DIE DIMENSIONS:

159 mils x 83.9 mils

METALLIZATION:

Type: CuAl

Thickness: 16kÅ ±2kÅ

SUBSTRATE POTENTIAL (NOTE):

-V_{SUPPLY}

PASSIVATION:

Silox: 12kÅ ±2kÅ

Nitride: 3.5kÅ ±1kÅ

WORST CASE CURRENT DENSITY:

1.4 x 10⁵ A/cm²

TRANSISTOR COUNT:



485

PROCESS:

CMOS-DI

NOTE: The substrate appears resistive to the -V_{SUPPLY} terminal, therefore it may be left floating (Insulating Die Mount) or it may be mounted on a conductor at -V_{SUPPLY} potential.

Metallization Mask Layouts



Die Characteristics

DIE DIMENSIONS:

108 mils x 83 mils

METALLIZATION:

Type: CuAl

Thickness: $16\text{k}\text{\AA} \pm 2\text{k}\text{\AA}$

SUBSTRATE POTENTIAL (NOTE):

$-V_{\text{SUPPLY}}$

PASSIVATION:

Silox: $12\text{k}\text{\AA} \pm 2\text{k}\text{\AA}$

Nitride: $3.5\text{k}\text{\AA} \pm 1\text{k}\text{\AA}$

WORST CASE CURRENT DENSITY:

$1.4 \times 10^5 \text{ A/cm}^2$

TRANSISTOR COUNT:

253


PROCESS:

CMOS-DI


NOTE: The substrate appears resistive to the $-V_{\text{SUPPLY}}$ terminal, therefore it may be left floating (Insulating Die Mount) or it may be mounted on a conductor at $-V_{\text{SUPPLY}}$ potential.

Metallization Mask Layouts


HI-508A



HI-509A



Ceramic Dual-In-Line Frit Seal Packages (CERDIP)



**F28.6 MIL-STD-1835 GDIP1-T28 (D-10, CONFIGURATION A)
28 LEAD CERAMIC DUAL-IN-LINE FRIT SEAL PACKAGE**


SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.232	-	5.92	-
b	0.014	0.026	0.36	0.66	2
b1	0.014	0.023	0.36	0.58	3
b2	0.045	0.065	1.14	1.65	-
b3	0.023	0.045	0.58	1.14	4
c	0.008	0.018	0.20	0.46	2
c1	0.008	0.015	0.20	0.38	3
D	-	1.490	-	37.85	5
E	0.500	0.610	12.70	15.49	5
e	0.100 BSC		2.54 BSC		-
eA	0.600 BSC		15.24 BSC		-
eA/2	0.300 BSC		7.62 BSC		-
L	0.125	0.200	3.18	5.08	-
Q	0.015	0.060	0.38	1.52	6
S1	0.005	-	0.13	-	7
α	90°	105°	90°	105°	-
aaa	-	0.015	-	0.38	-
bbb	-	0.030	-	0.76	-
ccc	-	0.010	-	0.25	-
M	-	0.0015	-	0.038	2, 3
N	28		28		8

NOTES:

1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
2. The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
3. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness.
4. Corner leads (1, N, N/2, and N/2+1) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2.
5. This dimension allows for off-center lid, meniscus, and glass overrun.
6. Dimension Q shall be measured from the seating plane to the base plane.
7. Measure dimension S1 at all four corners.
8. N is the maximum number of terminal positions.
9. Dimensioning and tolerancing per ANSI Y14.5M - 1982.
10. Controlling dimension: INCH.

Rev. 0 4/94

Dual-In-Line Plastic Packages (PDIP)



NOTES:


1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
4. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
5. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
6. E and e_A are measured with the leads constrained to be perpendicular to datum $-C-$.
7. e_B and e_C are measured at the lead tips with the leads unconstrained. e_C must be zero or greater.
8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
9. N is the maximum number of terminal positions.
10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).

E28.6 (JEDEC MS-011-AB ISSUE B)
28 LEAD DUAL-IN-LINE PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.250	-	6.35	4
A1	0.015	-	0.39	-	4
A2	0.125	0.195	3.18	4.95	-
B	0.014	0.022	0.356	0.558	-
B1	0.030	0.070	0.77	1.77	8
C	0.008	0.015	0.204	0.381	-
D	1.380	1.565	35.1	39.7	5
D1	0.005	-	0.13	-	5
E	0.600	0.625	15.24	15.87	6
E1	0.485	0.580	12.32	14.73	5
e	0.100 BSC		2.54 BSC		-
e_A	0.600 BSC		15.24 BSC		6
e_B	-	0.700	-	17.78	7
L	0.115	0.200	2.93	5.08	4
N	28		28		9

Rev. 1 12/00

Ceramic Dual-In-Line Frit Seal Packages (CERDIP)



NOTES:


1. Index area: A notch or a pin one identification mark shall be located adjacent to pin one and shall be located within the shaded area shown. The manufacturer's identification shall not be used as a pin one identification mark.
2. The maximum limits of lead dimensions b and c or M shall be measured at the centroid of the finished lead surfaces, when solder dip or tin plate lead finish is applied.
3. Dimensions b1 and c1 apply to lead base metal only. Dimension M applies to lead plating and finish thickness.
4. Corner leads (1, N, N/2, and N/2+1) may be configured with a partial lead paddle. For this configuration dimension b3 replaces dimension b2.
5. This dimension allows for off-center lid, meniscus, and glass overrun.
6. Dimension Q shall be measured from the seating plane to the base plane.
7. Measure dimension S1 at all four corners.
8. N is the maximum number of terminal positions.
9. Dimensioning and tolerancing per ANSI Y14.5M - 1982.
10. Controlling dimension: INCH.

**F16.3 MIL-STD-1835 GDIP1-T16 (D-2, CONFIGURATION A)
16 LEAD CERAMIC DUAL-IN-LINE FRIT SEAL PACKAGE**

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.200	-	5.08	-
b	0.014	0.026	0.36	0.66	2
b1	0.014	0.023	0.36	0.58	3
b2	0.045	0.065	1.14	1.65	-
b3	0.023	0.045	0.58	1.14	4
c	0.008	0.018	0.20	0.46	2
c1	0.008	0.015	0.20	0.38	3
D	-	0.840	-	21.34	5
E	0.220	0.310	5.59	7.87	5
e	0.100 BSC		2.54 BSC		-
eA	0.300 BSC		7.62 BSC		-
eA/2	0.150 BSC		3.81 BSC		-
L	0.125	0.200	3.18	5.08	-
Q	0.015	0.060	0.38	1.52	6
S1	0.005	-	0.13	-	7
α	90°	105°	90°	105°	-
aaa	-	0.015	-	0.38	-
bbb	-	0.030	-	0.76	-
ccc	-	0.010	-	0.25	-
M	-	0.0015	-	0.038	2, 3
N	16		16		8

Rev. 0 4/94

Dual-In-Line Plastic Packages (PDIP)



NOTES:

1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
4. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
5. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
6. E and e_A are measured with the leads constrained to be perpendicular to datum [-C-].
7. e_B and e_C are measured at the lead tips with the leads unconstrained. e_C must be zero or greater.
8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm).
9. N is the maximum number of terminal positions.
10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).

E18.3A (JEDEC MS-001-AC ISSUE D)
18 LEAD DUAL-IN-LINE PLASTIC PACKAGE

SYMBOL	INCHES		MILLIMETERS		NOTES
	MIN	MAX	MIN	MAX	
A	-	0.210	-	5.33	4
A1	0.015	-	0.39	-	4
A2	0.115	0.195	2.93	4.95	-
B	0.014	0.022	0.356	0.558	-
B1	0.045	0.070	1.15	1.77	8, 10
C	0.008	0.014	0.204	0.355	-
D	0.880	0.920	33.27	34.65	5
D1	0.005	-	0.13	-	5
E	0.300	0.325	7.62	8.25	6
E1	0.240	0.280	6.10	7.11	5
e	0.100 BSC		2.54 BSC		-
e_A	0.300 BSC		7.62 BSC		6
e_B	-	0.430	-	10.92	7
L	0.115	0.150	2.93	3.81	4
N	18		18		9

Rev. 0 5/00

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com