

# **STK10C48 CMOS nvSRAM High Performance** 2K x 8 Nonvolatile Static RAM


#### **FEATURES**

- 30, 35 and 45ns Access Times
- 15, 20 and 25ns Output Enable Access
- Unlimited Read and Write to SRAM
- Hardware STORE Initiation
- Automatic STORE Timing
- 10<sup>4</sup> or 10<sup>5</sup> STORE cycles to EEPROM
- 10 year data retention in EEPROM
- Automatic RECALL on Power Up
- · Hardware RECALL initiation
- Unlimited RECALL cycles from EEPROM
- · Single 5V±10% Operation
- Commercial and industrial Temperatures
- Available in multiple standard packages

### **DESCRIPTION**

The Simtek STK10C48 is a fast static RAM (30, 35, 45ns), with a nonvolatile electrically-erasable PROM (EEPROM) element incorporated in each static memory cell. The SRAM can be read and written an unlimited number of times, while independent nonvolatile data resides in EEPROM. Data may easily be transferred from the SRAM to the EEPROM (STORE), or from the EEPROM to the SRAM (RECALL) using the NE pin. It combines the high performance and ease of use of a fast SRAM with nonvolatile data integrity.

The STK10C48 features the industry standard pinout for nonvolatile RAMs in a 28-pin 300 mil plastic DIP, 28pin 600 mil plastic DIP, and 28-pin SOIC package.



# PIN CONFIGURATIONS

NO A A A A A A DO DO VSS	2 3 4 5 8 7 8 9 10 11 12	21 27 27 27 27 27 27 27 27 27 27 27 27 27	VCC W NC As As NC G Aid DO7 DO4 DO5
	28 - 350 28 - 300 28 - 600	PDIF	•

#### **PIN NAMES**

A <sub>0</sub> - A <sub>10</sub>	Address Inputs					
₩	Write Enable					
DQ <sub>0</sub> - DQ <sub>7</sub>	Data In/Out					
Ē	Chip Enable					
G	Output Enable					
NE	Nonvolatile Enable					
V <sub>CC</sub>	Power (+5V)					
V <sub>SS</sub>	Ground					

### **ABSOLUTE MAXIMUM RATINGS**<sup>a</sup>

(One output at a time, one second duration)

Voltage on typical input relative to Vss	0.6V to 7.0V
Voltage on DQ <sub>0-7</sub> and G0.5	V to (V <sub>CC</sub> +0.5V)
Temperature under blas	-55°C to 125°C
Storage temperature	-65°C to 150°C
Power dissipation	1W
DC output current	15mA

Note a: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

#### DC CHARACTERISTICS

 $(V_{CC} = 5.0V \pm 10\%)$ 

		COMM	ERCIAL	INDUS	TRIAL		
SYMBOL	PARAMETER	MIN	MAX	MIN	MAX	UNITS	NOTES
1001	Average V <sub>CC</sub> Current		80		85	mA	t <sub>AVAV</sub> = 30ns
			75		80	mA	t <sub>AVAV</sub> = 35ns
			65		75	mA	t <sub>AVAV</sub> = 45ns
lcc2 d	Average V <sub>CC</sub> Current		50		50	mA	All inputs at
	during STORE cycle						$V_{IN} \le 0.2V \text{ or } \ge (V_{CC} - 0.2V)$
I <sub>SB1</sub> ¢	Average V <sub>CC</sub> Current		27		30	mA	t <sub>AVAV</sub> = 30ns
,	(Standby, Cycling TTL Input Levels)	1	23		27	mA	t <sub>AVAV</sub> = 35ns
			20		23	mA	t <sub>AVAV</sub> = 45ns
							E ≥ V <sub>IH</sub> ; all others cycling
I <sub>SB2</sub> °	Average V <sub>CC</sub> Current		1		1	mA	E ≥ (V <sub>CC</sub> - 0.2V)
	(Standby, Stable CMOS Input Levels)						all others $V_{IN} \le 0.2V$ or $\ge (V_{CC} - 0.2V)$
lır	Input Leakage Current (Any Input)		±1		±1	μA	V <sub>CC</sub> = max
							VIN = VSS to VCC
lork	Off State Output Leakage Current		±5		±5	μA	V <sub>CC</sub> = max
							VIN = VSS to VCC
V <sub>IH</sub>	Input Logic "1" Voltage	2.2	V <sub>CC</sub> +.5	2.2	V <sub>CC</sub> +.5	٧	All Inputs
VIL	Input Logic "0" Voltage	V <sub>SS</sub> 5	0.8	V <sub>SS</sub> 5	0.8	V	All Inputs
V <sub>OH</sub>	Output Logic "1" Voltage	2.4	-	2.4	i	٧	I <sub>OUT</sub> = -4mA
VoL	Output Logic "0" Voltage	`1'	0.4		0.4	٧	I <sub>OUT</sub> = 8mA
TA	Operating Temperature	0	70	-40	85	~C	

Note b: ICC, is dependent on output loading and cycle rate. The specified values are obtained with outputs unloaded.

Note c: Bringing E ≥ V<sub>IH</sub> will not produce standby current levels until any nonvolatile cycle in progress has timed out. See MODE SELECTION table.

Note d: ICC2 is the average current required for the duration of the store cycle (ISTORE) after the sequence (two) that initiates the cycle.

#### **AC TEST CONDITIONS**

Input Pulse Levels	V <sub>ss</sub> to 3V ≤ 5ns
Input and Output Timing Reference Levels Output Load	1.5V

# CAPACITANCE (TA=25°C, f=1.0MHz)e

SYMBOL	PARAMETER	MAX	UNITS	CONDITIONS
CIN	Input Capacitance	7	рF	ΔV = 0 to 3V
C <sub>OUT</sub>	Output Capacitance	7	pF	ΔV = 0 to 3V

Note e: These parameters are guaranteed but not tested.




Figure 1: AC Output Loading

### **READ CYCLES #1 & #2**

 $(V_{CC} = 5.0V \pm 10\%)$ 

	SYMBOL	S		STK10	C48-30	STK10	C48-35	STK10C48-45		
NO.	#1, #2	Alt	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNITS
1	† <sub>ELQV</sub>	t <sub>ACS</sub>	Chip Enable Access Time		30		35		45	ns
2	tavavr <sup>g</sup>	t <sub>RC</sub>	Read Cycle Time	30		35		45		ns
3	t <sub>AVQV</sub> h	<sup>‡</sup> AA	Address Access Time		30		35		45	ns
4	t <sub>GLOV</sub>	t <sub>OE</sub>	Output Enable to Data Valid		15		20		25	ns
5	† <sub>AXQX</sub>	чон	Output Hold After Address Change	5		5		5		ns
6	† <sub>ELOX</sub>	1 <sub>LZ</sub>	Chip Enable to Output Active	5		5		5		ns
7	t <sub>EHOZ</sub> i	t <sub>HZ</sub>	Chip Disable to Output Inactive		18		20		25	ns
8	t <sub>GLOX</sub>	toLZ	Output Enable to Output Active	0		0		0		ns
9	t <sub>GHOZ</sub> l	t <sub>OHZ</sub>	Output Disable to Output Inactive		18		20		25	ns
10	<sup>†</sup> ELICCH <sup>●</sup>	t <sub>PA</sub>	Chip Enable to Power Active	0		0		0		hs
11	t <sub>EHICCL</sub> c,●	tps	Chip Disable to Power Standby		25		25		25	ns
11A	twhav	t <sub>WR</sub>	Write Recovery Time		35		45		55	ns

Note c: Bringing E high will not produce standby currents until any nonvolatile cycle in progress has timed out. See MODE SELECTION table.

Note e: Parameter guaranteed but not tested.


Note f: NE must be high during entire cycle.

Note g: For READ CYCLE #1 and #2, W and NE must be high for entire cycle.


Note h: Device is continuously selected with  $\overline{E}$  low and  $\overline{G}$  low.

Note I: Measured ± 200mV from steady state output voltage.

# READ CYCLE #1 f,g,h



# READ CYCLE #2 f,g



SIMTEK CORP

STK10C48.

### WRITE CYCLES #1 & #2

 $(V_{CC} = 5.0V \pm 10\%)$ 


	SY	SYMBOLS			STK10	C48-30	STK10C48-35		STK10C48-45		
NO.	#1	#2	Ait,	PARAMETER	MIN	MAX	Min	MAX	MIN	MAX	UNITS
12	TAVAVW	TAVAVW	twc	Write Cycle Time	45		45		45		ns
13	tww	t <sub>WLEH</sub>	t <sub>WP</sub>	Write Pulse Width	35		35		35		ns
14	telWH	t <sub>ELEH</sub>	tcw	Chip Enable to End of Write	35		35		35		ns
15	t <sub>DVWH</sub>	toveH	tow	Data Set-up to End of Write	30		30		30		ns
16	twhox	t <sub>EHDX</sub>	t <sub>DH</sub>	Data Hold After End of Write	0		0		0		ns
17	† <sub>AVWH</sub>	tAVEH	t <sub>AW</sub>	Address Set-up to End of Write	35		35		35		ns
18	1 <sub>AVWL</sub>	tAVEL	t <sub>AS</sub>	Address Set-up to Start of Write	0		0		0		ns
19	twhax	†EHAX	twa	Address Hold After End of Write	0		0		0		ns
20	twLoz <sup>i,m</sup>		twz	Write Enable to Output Disable		35		35		35	ns
21	twnox		tow	Output Active After End of Write	5		5		5		ns

Note f: NE must be high during entire cycle.


Note I: Measured  $\pm$  200mV from steady state output voltage. Note k:  $\stackrel{\frown}{E}$  or  $\stackrel{\frown}{W}$  must be high during address transitions.

Note m: If W is low when E goes low, the outputs remain in the high impedance state.

# WRITE CYCLE #1: W CONTROLLED f,k



# WRITE CYCLE #2: E CONTROLLED f,k



DATA OUT HIGH IMPEDANCE

# **NONVOLATILE MEMORY OPERATION**

### **MODE SELECTION**

Ē	w	G	NE	MODE	POWER
Н	X	х	X	Not Selected	Standby
L	н	L	Н	Read RAM	Active
L	L	Х	Н	Write RAM	Active
L	Н	L	L	Nonvolatile RECALL <sup>n</sup>	Active
L	L	Н	L	Nonvolatile STORE	I <sub>CC2</sub>
L	L	L	L	No operation	Active
L	н	н	X		

### STORE CYCLES #1 & #2

 $(V_{CC} = 5.0V \pm 10\%)$ 

		SYMBOLS					
NO.	#1	#2	Alt.	PARAMETER	MIN	MAX	UNITS
22	twrox <sub>b</sub>	† <sub>ELOXS</sub>	<sup>t</sup> store	STORE Cycle Time		10	ms
23	t <sub>WLNH</sub> q	t <sub>ELNHS</sub>	<sup>t</sup> wc	STORE Initiation Cycle Time	45		ns
24	<sup>1</sup> GHNL			Output Disable Set-up to NE Fall	0		ns
25		t <sub>GHEL</sub>		Output Disable Set-up to E Fall	0		ns
26	t <sub>NLWL</sub>	INLEL		NE Set-up	0		ns
27	† <sub>ELWL</sub>			Chip Enable Set-up	0		ns
28		WLEL		Write Enable Set-up	0		ns

Note n: An automatic RECALL also takes place at power up, starting when V<sub>CC</sub> exceeds 3.8V, and taking t<sub>RECALL</sub> from the time at which V<sub>CC</sub> exceeds 4.5V.


V<sub>CC</sub> must not drop below 3.8V once it has exceeded it for the RECALL to function properly.

Note o: If E is low for any period of time in which W is high white G and NE are low, then a RECALL cycle may be initiated.


Note p: Measured with W and NE both returned high, and G returned low. Note that STORE cycles are inhibited/aborted by Voc < 3.8V (STORE inhibit).

Note q: Once two has been satisfied by NE, G, W and E, the STORE cycle is completed automatically. Any of NE, G, W or E may be used to terminate the STORE initiation cycle.





# STORE CYCLE #2: E CONTROLLEDº



#### STK10C48.

### **RECALL CYCLES #1, #2 & #3**

 $(V_{CC} = 5.0V \pm 10\%)$ 


		SYMBOLS			MIN		LIMITO
NO.	#1	#2	#3	PARAMETER	MIN	MAX	UNITS
29	t <sub>NLQX</sub>	t <sub>ELOXR</sub>	tGLOXR	RECALL Cycle Time		20	με
30	t <sub>NLNH</sub> *	t <sub>ELNHR</sub>	t <sub>GLNH</sub>	RECALL Initiation Cycle Time	25		ns
31		t <sub>NLEL</sub>	tNLGL	NE Set-up	0		ns
32	t <sub>GLNL</sub>	t <sub>GLEL</sub>		Output Enable Set-up	0		ns
33	t <sub>WHNL</sub>	twHEL.	twHGLt	Write Enable Set-up	0		ns
34	t <sub>ELNL</sub>		† <sub>ELGL</sub>	Chip Enable Set-up	0		ns
35	t <sub>NLOZ</sub>			NE Fall to Outputs Inactive		25	ns


Note r: Measured with  $\overline{W}$  and  $\overline{NE}$  both high, and  $\overline{G}$  and  $\overline{E}$  low.

Note s: Once t<sub>NLNH</sub> has been satisfied by NE, G, W and E, the RECALL cycle is completed automatically. Any of NE, G or E may be used to terminate the


RECALL initiation cycle.

Note t: If W is low at any point in which both E and NE are low and G is high, then a STORE cycle will be initiated instead of a RECALL.






# RECALL CYCLE #2: E CONTROLLED°



# RECALL CYCLE #3: G CONTROLLEDO, t



STK10C48

# DEVICE OPERATION

The STK10C48 has two modes of operation: SRAM mode and nonvolatile mode, determined by the state of the NE pin. When in SRAM mode, the memory operates as an ordinary static RAM. While in nonvolatile mode, data is transferred in parallel from SRAM to EEPROM or from EEPROM to SRAM.

#### SRAM READ

The STK10C48 performs a READ cycle whenever E and  $\overline{G}$  are LOW and  $\overline{NE}$  and  $\overline{W}$  are HIGH. The address specified on pins A<sub>0-10</sub> determines which of the 2048 data bytes will be accessed. When the READ is initiated by an address transition, the outputs will be valid after a delay of tayov (READ CYCLE #1). If the READ is initiated by  $\bar{E}$  or  $\bar{G}$ , the outputs will be valid at  $t_{ELQV}$  or at tGLOV whichever is later (READ CYCLE #2). The data outputs will repeatedly respond to address changes within the tayov access time without the need for transitions on any control input pins, and will remain valid until another address change or until E or G is brought HIGH or  $\overline{W}$  or  $\overline{NE}$  is brought LOW.

#### **SRAM WRITE**

A write cycle is performed whenever  $\overline{E}$  and  $\overline{W}$  are LOW and NE is HIGH. The address inputs must be stable prior to entering the WRITE cycle and must remain stable until either  $\overline{E}$  or  $\overline{W}$  go HIGH at the end of the cycle. The data on pins DQ<sub>0-7</sub> will be written into the memory if it is valid  $t_{DVWH}$  before the end of a  $\overline{W}$ controlled WRITE or tover before the end of an E controlled WRITE.

It is recommended that G be kept HIGH during the entire WRITE cycle to avoid data bus contention on common 1/O lines. If G is left LOW, internal circuitry will turn off the output buffers  $t_{WLOZ}$  after  $\overline{W}$  goes LOW.

### **NONVOLATILE STORE**

A STORE cycle is performed when  $\overline{NE}$ ,  $\overline{E}$  and  $\overline{W}$  are LOW and G is HIGH. While any sequence to achieve this state will initiate a STORE, only  $\overline{W}$  initiation (STORE CYCLE #1) and E initiation (STORE CYCLE #2) are practical without risking an unintentional SRAM WRITE that would disturb SRAM data. During a STORE cycle, previous nonvolatile data is erased and the SRAM contents are then programmed into nonvolatile elements. Once a STORE cycle is initiated, further input and output is disabled and the DQ<sub>0-7</sub> pins are tri-stated until the cycle is completed.

If  $\overline{E}$  and  $\overline{G}$  are LOW and  $\overline{W}$  and  $\overline{NE}$  are HIGH at the end of the cycle, a READ will be performed and the outputs will go active, signaling the end of the STORE.

#### HARDWARE PROTECT

The STK10C48 offers two levels of protection to suppress inadvertent STORE cycles. If the control signals  $(\overline{E}, \overline{G}, \overline{W}, \text{ and } \overline{NE})$  remain in the STORE condition at the end of a STORE cycle, a second STORE cycle will not be started. The STORE (or RECALL) will be initiated only after a transition on any one of these signals to the required state. In addition to multi-trigger protection, the STK10C48 offers hardware protection through Vcc Sense. A STORE cycle will not be initiated, and one in progress will discontinue if V<sub>CC</sub> goes below 3.8V. 3.8V is a typical, characterized value.

#### NONVOLATILE RECALL

A RECALL cycle is performed when E, G, and NE are LOW and  $\overline{W}$  is HIGH. Like the STORE cycle, RECALL is initiated when the last of the four clock signals goes to the RECALL state. Once initiated, the RECALL cycle will take t<sub>NI OX</sub> to complete, during which all inputs are ignored. When the RECALL completes, any READ or WRITE state on the input pins will take effect.

Internally, RECALL is a two step procedure. First, the SRAM data is cleared and second, the nonvolatile information is transferred into the SRAM cells. The RECALL operation in no way alters the data in the nonvolatile cells. The nonvolatile data can be recalled an unlimited number of times.

Like the STORE cycle, a transition must occur on any control pin to cause a recall, preventing inadvertent multi-triggering. On power-up, once V<sub>CC</sub> exceeds the V<sub>CC</sub> sense voltage of 3.8V, a RECALL cycle is automatically initiated. The voltage on the V<sub>CC</sub> pin must not drop below 3.8V once it has risen above it in order for the RECALL to operate properly. Due to this automatic RECALL, SRAM operation cannot commence until t<sub>NLOX</sub> after V<sub>CC</sub> exceeds 3.8V. 3.8V is a typical, characterized value.

## ORDERING INFORMATION

