Multi-Function Triple Regulator/Controller with RESET

This multiple output voltage regulator/controller is intended for use in microprocessor based automotive, instrumentation systems which utilize serial gauge drivers. The device contains a 5.0 V, 50 mA standby voltage regulator, a 14 V predriver which controls an external P–Channel MOSFET pass transistor, a 5.0 V predriver which controls an external PNP pass transistor, and a low side driver which may be used to drive an external PNP. The device also contains several I/O ports and a low voltage RESET function which senses the output voltage of the 5.0 V standby regulator.

The $\overline{\text{RESET}}$ monitor point differentiates this part from the CS8351.

Features

- 5.0 V \pm 2%, 50 mA Voltage Regulator
- 5.0 V \pm 4% Controller
- $14 \text{ V} \pm 4\%$ Controller
- 5.0 V RESET
- I/O Buffers
- Thermal Protection
- Overvoltage Shutdown
- Low Side Driver
- Low Quiescent Current




ON Semiconductor[™]

http://onsemi.com



SO-16L DW SUFFIX CASE 751G

MARKING DIAGRAM



PIN CONNECTIONS

5 V _{STBY} 때 LSD 때 DRIVE 5 V 때	16
SENSE 14 V 📼	BI ENABLE2
GND 📼	PWR GND
SENSE 5 V 📼	
RESET 📼	
ENABLE3 📼	ENABLE1

ORDERING INFORMATION

Device	Package	Shipping
CS8352XDW16	SO-16L	46 Units/Rail
CS8352XDWR16	SO-16L	1000 Tape & Reel




Figure 1. Block Diagram

ABSOLUTE MAXIMUM RATINGS*

Rating		Unit
V _{IN} , ENABLE2, ENABLE3, DRIVE 14 V, DRIVE 5 V, OUT1, OUT2, OUT3		V
SENSE 14 V	-0.3 to 18	V
5 V _{STBY} , ENABLE1, ENABLE 14 V, RESET, SENSE 5 V	-0.3 to 7.0	V
Maximum Junction Temperature	-40 to +150	°C
ESD (Human Body Model)	2.0	kV
Θ _{JA} (16 lead, 300 mil, SOIC)	105	°C/W
$P_{D} @ T_{A} = 105^{\circ}C$	429	mW
Lead Temperature Soldering: Reflow: (SMD styles only) (Note 1.)	230 peak	°C

1. 60 second maximum above 183°C.

*The maximum package power dissipation must be observed.

ELECTRICAL CHARACTERISTICS	$(-40^{\circ}C \le T_A \le +105^{\circ}C, 9.0 \text{ V} \le V_{BAT} \le 16 \text{ V}; \text{ unless otherwise stated.})$
----------------------------	--

Characteristic	Characteristic Test Conditions		Тур	Max	Unit
General					
Supply Current	Active	-	4.0	10	mA
Supply Current	Standby Mode, I(5 V _{STBY}) = 100 μA	-	125	250	μΑ
5.0 V Standby Regulator					
Output Voltage	$I_{OUT} \le 50$ mA, 7.0 V \le V _{IN} ≤ 26 V	4.9	5.0	5.1	V
Current Limit	_	50	150	225	mA
Thermal Protection	_	160	-	_	°C
Overvoltage Shutdown (OV2)	_	30	34	38	V
Line Regulation	I _{OUT} = 1.0 mA	_	_	50	mV
Load Regulation	V_{IN} = 14 V, 50 μ A \leq I _{OUT} \leq 50 mA	_	_	50	mV
PSRR	V _{IN} = 14 V + 1.0 V _{PP} @ 120 Hz	60	_	_	dB
Dropout Voltage	I _{OUT} ≤ 50 mA	_	_	0.6	V
5.0 V Pre–Regulator		1			1
Sense Regulation Voltage	_	4.8	5.0	5.2	V
Sense Input Impedance	Note 2.	_	20	_	kΩ
5.0 V Drive Current	_	_	_	-12	mA
Overvoltage Shutdown (OV2)	_	30	34	38	V
14 V Pre-Regulator					
Sense Regulation Voltage	_	13.4	14	14.6	V
14 V Sense Input Impedance	Note 2.	_	16.75	_	kΩ
Drive 14 V Output High	l _{OH} = 100 μA	V _{BAT} – 0.5	_	_	V
Drive 14 V Output Low	$I_{OL} = -100 \mu\text{A}$	-	_	1.5	V
Overvoltage Shutdown (OV1)	_	16.9	17.75	18.6	V
RESET Function (5 V _{STBY})					
RESET Threshold	_	4.5	_	4.85	V
RESET Hysteresis	_	10	20	50	mV
Output Low Voltage	I _{OL} = -8.0 mA, SENSE 5 V = 4.0 V	_	_	1.0	V
	I _{OL} = -2.0 mA, SENSE 5 V = 4.0 V	-	-	0.4	V
	$I_{OL} = -100 \ \mu$ A, SENSE 5 V = 1.0 V $I_{OL} = -100 \ \mu$ A, SENSE 5 V ≥ 1.8 V, V _{DD} ≤ 1.0 V	_	_	0.4 0.4	V V
Low Side Driver (LSD)					
Output Low Voltage	I _{OL} = -50 mA	_	_	1.5	V
Overvoltage Shutdown	_	30	34	38	V
ENABLE Functions (ENABLE1, E	NABLE2, ENABLE3, ENABLE 14 V)				1
Threshold High	-	2.5	_	_	V
Threshold Low	_	-	_	0.8	V
Input Current	V _{ENABLE} = 2.5 V	_	25	50	μA
Pulldown Resistance	Note 2.	_	160	_	kΩ
Output Buffers (OUT2, OUT3)		1			1
Output Low Voltage	I _{OL} = -1.0 mA	_	_	0.5	V

PACKAGE PIN DESCRIPTION

PACKAGE PIN #		
SO-16L	PIN SYMBOL	FUNCTION
1	5 V _{STBY}	5.0 V Standby regulator output voltage.
2	LSD	Low side driver (may be used to drive an external PNP).
3	DRIVE 5 V	5.0 V Pre–regulator's output which provides bias to an external PNP transistor.
4	SENSE 14 V	14 V Pre-regulator's feedback input which senses the drain voltage on the external P-Channel MOSFET.
5	GND	Ground reference.
6	SENSE 5 V	5.0 V Pre-regulator's feedback input which senses the collector volt- age on the external PNP.
7	RESET	Open collector output which is activated when the 5 $\rm V_{STBY}$ voltage drops below the reset threshold voltage.
8	ENABLE3	Input which enables the OUT3 output, the 5.0 V pre-regulator, and the LSD.
9	ENABLE1	Input which enables the 5.0 V pre-regulator and the LSD.
10	OUT3	Open collector output controlled by ENABLE3.
11	OUT2	Open collector output controlled by ENABLE2.
12	PWR GND	Ground reference for high current portions of the chip.
13	ENABLE2	Input which enables the OUT2 output, the 5.0 V pre-regulator, and the LSD.
14	ENABLE 14 V	Enable input for the 14 V pre–regulator. Note: ENABLE1, ENABLE2, or ENABLE3 must also be asserted to enable the 14 V pre–regulator.
15	DRIVE 14 V	14 V Pre–regulator's output which provides drive to an external P–Channel MOSFET.
16	V _{IN}	Input supply voltage.




Figure 2. Application Diagram. Note: Fast Recovery Diodes (D1 and D2) Are Needed to Insure Proper Operation During Negative EMC Transients If the Inputs Are Switched Battery Inputs.

CIRCUIT DESCRIPTION

5.0 V, 50 mA Standby Regulator

The standby regulator operates continuously when power is applied to V_{IN} . It is suitable for continuous battery connection since it only consumes 250 μ A with a 100 μ A load and will withstand a 45 V load dump condition. It contains overvoltage shutdown (30 V), current limit and thermal protection. The low voltage reset function is configured to monitor this output voltage.

5.0 V Pre-Regulator

The 5.0 V pre–regulator contains all the necessary circuitry to implement a series pass regulator with the exception of the external PNP pass transistor. The pre–regulator provides a minimum of 12 mA of base drive to the external PNP. It includes a precise resistor divider to monitor the output voltage and the error amplifier to compare the divided voltage to an internal precision voltage reference. The pre–regulator is enabled by either ENABLE1, ENABLE2, or ENABLE3. Its overvoltage shutdown is set to 30 V (minimum).

14 V Pre-Regulator

This pre-regulator contains all the necessary circuitry to implement a series pass regulator with the exception of an

external P–Channel MOSFET. The overvoltage shutdown threshold is set to 16.9 V (minimum). The ENABLE 14 V input activates this regulator while DRIVE 14 V provides the drive to the gate. Note: ENABLE1, ENABLE2, or ENABLE3 must also be asserted to enable the 14 V pre–regulator.

Low Voltage Reset

The low voltage reset function is configured to monitor the 5.0 V standby regulator's output voltage. It provides an active low open collector output when the regulator's voltage is below the reset threshold (typically 4.7 V).

As an alternative, the CS8351 offers a low voltage reset function to monitor the output voltage of the 5.0 V controller.

50 mA Low Side Driver

An open collector Darlington output is provided to bias an external power transistor. This stage is activated when ENABLE1, ENABLE2 or ENABLE3 is asserted. The output is disabled during an overvoltage condition (30 V minimum).

Input/Output Buffers

Two level shifting buffers are provided to convert a logic state referenced to battery to a logic state referenced to 5.0 V. OUT2 is controlled by ENABLE2. OUT3 is controlled by

5.0 V Standby Regulator

The standby regulator will require a capacitor connected between its output and Ground.

Stability Considerations

The output or compensation capacitor helps determine three main characteristics of a linear regulator: start–up delay, load transient response and loop stability.

The capacitor value and type should be based on cost, availability, size and temperature constraints. A tantalum or aluminum electrolytic capacitor is best, since a film or ceramic capacitor with almost zero ESR can cause instability. The aluminum electrolytic capacitor is the least expensive solution, but, if the circuit operates at low temperatures (-25° C to -40° C), both the value and ESR of the capacitor will vary considerably. The capacitor manufacturers data sheet usually provides this information.

A 10 μ F capacitor should work for most applications, however it is not necessarily the optimized solution.

To determine an acceptable value for C_{OUT} for a particular application, start with a tantalum capacitor of the recommended value and work towards a less expensive alternative part.

Step 1: Place the completed circuit with a tantalum capacitor of the recommended value in an environmental chamber at the lowest specified operating temperature and monitor the outputs with an oscilloscope. A decade box connected in series with the capacitor will simulate the higher ESR of an aluminum capacitor. Leave the decade box outside the chamber, the small resistance added by the longer leads is negligible.

Step 2: With the input voltage at its maximum value, increase the load current slowly from zero to full load while observing the output for any oscillations. If no oscillations are observed, the capacitor is large enough to ensure a stable design under steady state conditions.

Step 3: Increase the ESR of the capacitor from zero using the decade box and vary the load current until oscillations appear. Record the values of load current and ESR that cause the greatest oscillation. This represents the worst case load conditions for the regulator at low temperature.

Step 4: Maintain the worst case load conditions set in Step 3 and vary the input voltage until the oscillations increase. This point represents the worst case input voltage conditions.

Step 5: If the capacitor is adequate, repeat Steps 3 and 4 with the next smaller valued capacitor. A smaller capacitor will usually cost less and occupy less board space. If the output oscillates within the range of expected operating

ENABLE3. The ENABLE2 and ENABLE3 inputs each have an internal 160 k Ω (typical) pull down resistor. An external resistor divider can be connected to the input to elevate the threshold of the buffer.

APPLICATIONS INFORMATION

conditions, repeat steps 3 and 4 with the next larger standard capacitor value.

Step 6: Test the load transient response by switching in various loads at several frequencies to simulate its real working environment. Vary the ESR to reduce ringing.

Step 7: Raise the temperature to the highest specified operating temperature. Vary the load current as instructed in Step 5 to test for any oscillations.

Once the minimum capacitor value with the maximum ESR is found, a safety factor should be added to allow for the tolerance of the capacitor and any variations in regulator performance. Most good quality aluminum electrolytic capacitors have a tolerance of $\pm 20\%$ so the minimum value found should be increased by at least 50% to allow for this tolerance plus the variation which will occur at low temperatures. The ESR of the capacitor should be less than 50% of the maximum allowable ESR found in Step 3 above.

5.0 V Pre–Regulator

Since this stage is a pre–regulator, an external pass transistor must be selected to deliver the desired output current, withstand the maximum expected input voltage, and dissipate the resulting power. The base of the external PNP is connected to the DRIVE 5 V lead. The emitter is connected to the battery supply. The collector is connected to the SENSE 5 V input to feedback the output voltage to the error amplifier.

The base drive output current at DRIVE 5 V will be inversely proportional to the output voltage sensed 5 V. A capacitor is also required between SENSE 5 V and ground to provide a stable output voltage. The same procedure can be used to select the capacitor as outlined in the standby regulator section. A pull up resistor is also required between the base and emitter of the PNP. This resistor prevents the external PNP from leaking while the pre-regulator is disabled. It also improves the turn off of the PNP during an overvoltage transient.

14 V Pre–Regulator

An external pass transistor is required for this regulator. For automotive applications where the input voltage is typically 14 V, an external P–Channel MOSFET is recommended for the pass transistor since it will usually operate as a saturated switch. This occurs when the regulator operates in dropout (i.e., the input voltage falls below the intended regulation voltage). If a PNP were used, excessive base drive current would be required to support the load current since the gain of a saturated PNP is low. The excessive base current needed would develop excessive power dissipation across the CS8352. Therefore, the P–Channel MOSFET is recommended.

Most P–Channel MOSFETs have a maximum gate to source voltage rating of 15 V. Therefore, a resistor divider should be added to the gate as shown in the application diagram. Since the CS8352 will disable the 14 V pre–regulator when the input voltage reaches 18.6 V (maximum), the resistor divider should be selected to limit $V_{GS} \leq 15$ V at $V_{IN} = 18.6$ V while providing sufficient gate drive when V_{IN} is low.

A capacitor is required between SENSE 14 V and Ground to provide a stable output voltage. The same procedure can be used to select the capacitor as outlined in the standby regulator section. If regulation at 14 V is not required this output may be configured as a high side driver by shorting the SENSE 14 V pin to ground. This configuration allows the removal of the output capacitor. The overvoltage shutdown circuit will continue to function normally in this mode.

Low Voltage Reset, RESET Function

A $\overline{\text{RESET}}$ signal (low voltage) is generated as the IC powers up or when V_{OUT} drops out of regulation. A hysteresis is included in the function to minimize oscillations.

The $\overline{\text{RESET}}$ output is an open collector NPN transistor, controlled by a low voltage detection circuit. The circuit is functionally independent of the rest of the IC thereby guaranteeing that the $\overline{\text{RESET}}$ signal is valid for V_{OUT} as low as 1.0 V.

An external RC network on the RESET lead (Figure 3) provides a sufficiently long delay for most microprocessor

based applications. RC values can be chosen using the following formula:

$$\mathsf{R}_{\mathsf{TOT}}\mathsf{C}_{\mathsf{RST}} = \left[\frac{-\mathsf{t}_{\mathsf{Delay}}}{\mathsf{ln}\left(\frac{\mathsf{V}_{\mathsf{T}}-\mathsf{V}_{\mathsf{OUT}}}{\mathsf{V}_{\mathsf{RST}}-\mathsf{V}_{\mathsf{OUT}}}\right)}\right]$$

where:

 $R_{TOT} = R_{RST}$ in parallel with R_{IN}

 $R_{IN} = \mu P$ port impedance

 $C_{RST} = \overline{RESET}$ Delay capacitor

 $t_{Delay} = desired delay time$

 $V_{RST} = V_{SAT}$ of \overline{RESET} lead (0.7 V @ turn – ON)

 $V_T = \mu P$ logic threshold voltage

 $R_{RST} \geq 2.7 \; k\Omega$

Adding C_{RST} will slightly increase the time RESET goes low since the RESET output will have to discharge the energy stored on C_{RST} .





Figure 3. RC Network for RESET Delay

PACKAGE DIMENSIONS



NOTES:

- DIMENSIONS ARE IN MILLIMETERS. INTERPRET DIMENSIONS AND TOLERANCES 2. PER ASME Y14.5M, 1994
- DIMENSIONS D AND E DO NOT INLCUDE MOLD 3.
- PROTRUSION. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF THE B DIMENSION AT MAXIMUM MATERIAL

	MILLIMETERS			
DIM	MIN MAX			
Α	2.35	2.65		
A1	0.10	0.25		
В	0.35	0.49		
С	0.23	0.32		
D	10.15	10.45		
Е	7.40	7.60		
e	1.27 BSC			
Η	10.05	10.55		
h	0.25	0.75		
L	0.50	0.90		
θ	0 °	7 °		

PACKAGE THERMAL DATA

Parameter		SO-16L	Unit
R _{OJC}	Typical	23	°C/W
$R_{\Theta JA}$	Typical	105	°C/W

are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes ON Semiconductor and without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular, purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights or the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

NORTH AMERICA Literature Fulfillment:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: ONlit@hibbertco.com Fax Response Line: 303-675-2167 or 800-344-3810 Toll Free USA/Canada

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

- EUROPE: LDC for ON Semiconductor European Support
- German Phone: (+1) 303-308-7140 (Mon-Fri 2:30pm to 7:00pm CET) Email: ONlit-german@hibbertco.com Phone: (+1) 303-308-7141 (Mon-Fri 2:00pm to 7:00pm CET) French
- Email: ONlit-french@hibbertco.com
- English Phone: (+1) 303-308-7142 (Mon-Fri 12:00pm to 5:00pm GMT) Email: ONlit@hibbertco.com

EUROPEAN TOLL-FREE ACCESS*: 00-800-4422-3781 *Available from Germany, France, Italy, UK, Ireland

CENTRAL/SOUTH AMERICA:

Spanish Phone: 303-308-7143 (Mon-Fri 8:00am to 5:00pm MST) Email: ONlit-spanish@hibbertco.com

ASIA/PACIFIC: LDC for ON Semiconductor - Asia Support Phone: 303-675-2121 (Tue-Fri 9:00am to 1:00pm, Hong Kong Time) Toll Free from Hong Kong & Singapore: 001-800-4422-3781 Email: ONlit-asia@hibbertco.com

JAPAN: ON Semiconductor, Japan Customer Focus Center 4-32-1 Nishi-Gotanda, Shinagawa-ku, Tokyo, Japan 141-0031 Phone: 81-3-5740-2745 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local Sales Representative.