



PCI 9080 Data Sheet

version 0.93

February 28, 1997

Website/FTP Site: <http://www.plxtech.com>

Email: apps@plxtech.com

Phone: 408-774-9060

FAX: 408-774-1269

TABLE OF CONTENTS

- 1. GENERAL DESCRIPTION 1
 - 1.1 APPLICATIONS FOR THE PCI 9080..... 2
 - 1.1.1 PCI Adapter Cards 2
 - 1.1.2 Embedded Systems 2
 - 1.2 MAJOR FEATURES 3
 - 1.3 COMPATIBILITY OF PCI 9080 WITH PCI 9060, 9060ES, AND 9060SD 4
 - 1.3.1 Pin Compatibility..... 4
 - 1.3.2 Register Compatibility..... 4
 - 1.4 COMPARISON OF PCI 9060, PCI 9060ES, PCI 9060SD, AND PCI 9080 5
- 2. BUS OPERATION 6
 - 2.1 PCI BUS CYCLES 6
 - 2.1.1 PCI Target Command Codes..... 6
 - 2.1.2 PCI Master Command Codes 6
 - 2.1.2.1 DMA Master Command Codes..... 6
 - 2.1.2.2 Direct Local to PCI Command Codes..... 6
 - 2.2 LOCAL BUS CYCLES 7
 - 2.2.1 Local Bus Direct Master..... 7
 - 2.2.2 Local Bus Direct Slave..... 7
 - 2.2.2.1 Ready/Wait State Control 7
 - 2.2.2.2 Burst Mode and Continuous Burst Mode (BTERM “Burst Terminate” Mode)..... 7
 - 2.2.2.2.1 Burst Mode 7
 - 2.2.2.2.2 Continuous Burst Mode (BTERM# “Burst Terminate” Mode) 7
 - 2.2.2.2.3 Partial Lword Accesses 7
 - 2.2.2.3 Recovery States..... 8
 - 2.2.2.4 Local Bus Read Accesses..... 8
 - 2.2.2.5 Local Bus Write Accesses..... 8
 - 2.2.2.6 Direct Slave Write Accesses—8- and 16-Bit Buses 8
 - 2.2.2.7 Local Bus Data Parity 8
 - 2.2.2.8 Local Bus Little/Big Endian 8
 - 2.2.2.8.1 32 Bit Local Bus—Big Endian Mode 8
 - 2.2.2.8.2 16 Bit Local Bus—Big Endian Mode 8
 - 2.2.2.8.3 8 Bit Local Bus—Big Endian Mode 9

3. FUNCTIONAL DESCRIPTION.....	10
3.1 RESET	10
3.1.1 PCI Bus Input RST#	10
3.1.2 Local Bus Input LRESET#	10
3.1.3 Local Bus Output LRESETo#	10
3.1.4 Software Reset.....	10
3.2 PCI 9080 INITIALIZATION.....	10
3.2.1 EEPROM Initialization.....	10
3.2.2 Local Initialization	10
3.3 EEPROM.....	10
3.3.1 Short EEPROM Load	11
3.3.2 Long EEPROM Load.....	11
3.3.3 Extra Long EEPROM Load.....	13
3.3.4 Recommended EEPROMs	13
3.4 INTERNAL REGISTER ACCESS	13
3.4.1 PCI Bus Access to Internal Registers	13
3.4.2 Local Bus Access to Internal Registers	14
3.5 DIRECT DATA TRANSFER MODES.....	14
3.5.1 Direct Master Operation (Local Master to PCI Target).....	15
3.5.1.1 Decode	15
3.5.1.2 FIFOs	15
3.5.1.3 Memory Access	15
3.5.1.4 IO/CFG Access.....	15
3.5.1.5 I/O	16
3.5.1.6 CFG (PCI Configuration Type 0 or Type 1 Cycles)	16
3.5.1.7 Direct Bus Master Lock.....	16
3.5.1.8 Master/Target Abort.....	16
3.5.1.9 Write and Invalidate.....	16
3.5.2 Direct Slave Operation (PCI Master to Local Bus Access)	18
3.5.2.1 PCI to Local Address Mapping	18
3.5.2.1.1 Byte Enables.....	18
3.5.2.1.2 Local Bus Initialization Software	19
3.5.2.1.3 PCI Initialization Software	19
3.5.2.2 Deadlock and BREQo	21
3.5.2.2.1 Backoff	21
3.5.2.2.2 Software/Hardware Solution for Systems without Backoff Capability.....	22
3.5.2.2.3 Software Solutions to Deadlock.....	22

TABLE OF CONTENTS

3.5.2.3 Direct Slave Lock.....	22
3.5.3 Direct Slave Priority.....	22
3.6 DMA OPERATION.....	23
3.6.1 Non-Chaining Mode DMA.....	23
3.6.2 Chaining Mode DMA.....	24
3.6.3 DMA Data Transfers.....	25
3.6.3.1 Local to PCI Bus DMA Transfer.....	25
3.6.3.2 PCI to Local Bus DMA Transfer.....	26
3.6.3.3 Unaligned Transfers.....	26
3.6.4 Demand Mode DMA.....	26
3.6.5 DMA Priority.....	27
3.6.6 DMA Arbitration.....	27
3.6.6.1 End of Transfer (EOT0# or EOT1#) Input.....	27
3.6.6.2 Local Latency and Pause Timers.....	27
3.7 BREQ INPUT.....	27
3.8 DOORBELL REGISTERS.....	27
3.9 MAILBOX REGISTERS.....	27
3.10 INTERRUPTS.....	28
3.10.1 PCI Interrupts (INTA#).....	28
3.10.1.1 Local Interrupt Input.....	28
3.10.1.2 Master/Target Abort Interrupt.....	28
3.10.2 Local Interrupts (LINTo#).....	29
3.10.2.1 Local to PCI Doorbell Interrupt.....	29
3.10.2.2 PCI to Local Doorbell Interrupt.....	29
3.10.2.3 Built In Self Test Interrupt (BIST).....	29
3.10.2.4 DMA Channel 0/1 Interrupts.....	29
3.10.3 PCI SERR# (PCI NMI).....	30
3.10.4 Local LSERR# (Local NMI).....	30
3.11 I ₂ O COMPATIBLE MESSAGE UNIT.....	30
3.11.1 Inbound Messages.....	30
3.11.2 Outbound Messages.....	31
3.11.3 I ₂ O Pointer Management.....	31
3.11.4 Inbound Free List FIFO.....	32
3.11.5 Inbound Post List FIFO.....	34
3.11.6 Outbound Post List FIFO.....	34
3.11.7 Outbound Free List FIFO.....	34

4. REGISTERS	36
4.1 NEW REGISTER DEFINITIONS SUMMARY	36
4.1.1 Register Differences between PCI 9080 and PCI 9060, PCI 9060ES, and PCI 9060SD	37
4.2 REGISTER ADDRESS MAPPING	43
4.2.1 PCI Configuration Registers.....	43
4.2.2 Local Configuration Registers	44
4.2.3 Runtime Registers	45
4.2.4 DMA Registers	46
4.2.5 Messaging Queue Registers.....	47
4.3 PCI CONFIGURATION REGISTERS	48
4.3.1 (PCIIDR; PCI:00h, LOC:00h) PCI Configuration ID Register	48
4.3.1.1 (PCICR; PCI:04h, LOC:04h) PCI Command Register	48
4.3.2 (PCISR; PCI:06h, LOC:06h) PCI Status Register.....	49
4.3.3 (PCIREV; PCI:08h, LOC:08h) PCI Revision ID Register.....	49
4.3.4 (PCICCR; PCI:09-0Bh, LOC:09-0Bh) PCI Class Code Register	50
4.3.5 (PCICLSR; PCI:0Ch, LOC:0Ch) PCI Cache Line Size Register.....	50
4.3.6 (PCILTR; PCI:0Dh, LOC:0Dh) PCI Latency Timer Register.....	50
4.3.7 (PCIHTR; PCI:0Eh, LOC:0Eh) PCI Header Type Register	51
4.3.8 (PCIBISTR; PCI:0Fh, LOC:0Fh) PCI Built-In Self Test (BIST) Register	51
4.3.9 (PCIBAR0; PCI:10h, LOC:10h) PCI Base Address Register for Memory Accesses to Local, Runtime, and DMA Registers.....	52
4.3.10 (PCIBAR1; PCI:14h, LOC:14h) PCI Base Address Register for I/O Accesses to Local, Runtime, and DMA Registers.....	52
4.3.11 (PCIBAR2; PCI:18h, LOC:18h) PCI Base Address Register for Memory Accesses to Local Address Space 0.....	53
4.3.12 (PCIBAR3; PCI:1Ch, LOC:1Ch) PCI Base Address Register for Memory Accesses to Local Address Space 1.....	54
4.3.13 (PCIBAR4; PCI:20h, LOC:20h) PCI Base Address Register.....	54
4.3.14 (PCIBAR5; PCI:24h, LOC:24h) PCI Base Address Register.....	54
4.3.15 (PCICIS; PCI:28h, LOC:28h) PCI Cardbus CIS Pointer.....	55
4.3.16 (PCISVID; PCI:2Ch, LOC:2Ch) PCI Subsystem Vendor ID	55
4.3.17 (PCISID; PCI:2Eh, LOC:2Eh) PCI Subsystem ID.....	55
4.3.18 (PCIERBAR; PCI:30h, LOC:30h) PCI Expansion ROM Base Register	55
4.3.19 (PCIILR; PCI:3Ch, LOC:3Ch) PCI Interrupt Line Register.....	55
4.3.20 (PCIIPR; PCI:3Dh, LOC:3Dh) PCI Interrupt Pin Register.....	56
4.3.21 (PCIMGR; PCI:3Eh, LOC:3Eh) PCI Min_Gnt Register	56
4.3.22 (PCIMLR; PCI:3Fh, LOC:3Fh) PCI Max_Lat Register	56

4.4 LOCAL CONFIGURATION REGISTERS	57
4.4.1 (LAS0RR; PCI:00h, LOC:80h) Local Address Space 0 Range Register for PCI to Local Bus	57
4.4.2 (LAS0BA; PCI:04h, LOC:84h) Local Address Space 0 Local Base Address (Remap) Register.....	57
4.4.3 (LARBR; PCI:08h or ACh, LOC:88h or 12Ch) Local/DMA Arbitration Register	58
4.4.4 (BIGEND; PCI:0Ch, LOC:8Ch) Big/Little Endian Descriptor Register	59
4.4.5 (EROMRR; PCI:10h, LOC:90h) Expansion ROM Range Register.....	60
4.4.6 (EROMBA; PCI:14h, LOC:94h) Expansion ROM Local Base Address (Remap) Register and BREQo Control	60
4.4.7 (LBRD0; PCI:18h, LOC:98h) Local Address Space 0/Expansion ROM Bus Region Descriptor Register.....	61
4.4.8 (DMRR; PCI:1Ch, LOC:9Ch) Local Range Register for Direct Master to PCI	62
4.4.9 (DMLBAM; PCI:20h, LOC:A0h) Local Bus Base Address Register for Direct Master to PCI Memory.....	62
4.4.10 (DMLBAI; PCI:24h, LOC:A4h) Local Base Address Register for Direct Master to PCI IO/CFG	62
4.4.11 (DMPBAM; PCI:28h, LOC:A8h) PCI Base Address (Remap) Register for Direct Master to PCI Memory	63
4.4.12 (DMCFGA; PCI:2Ch, LOC:ACh) PCI Configuration Address Register for Direct Master to PCI IO/CFG.....	64
4.4.13 (LAS1RR; PCI:F0h, LOC:170h) Local Address Space 1 Range Register for PCI to Local Bus	64
4.4.14 (LAS1BA; PCI:F4h, LOC:174h) Local Address Space 1 Local Base Address (Remap) Register	65
4.4.15 (LBRD1; PCI:F8h, LOC:178h) Local Address Space 1 Bus Region Descriptor Register	65
4.5 RUNTIME REGISTERS.....	66
4.5.1 (MBOX0; PCI:40h or 78h, LOC:C0h) Mailbox Register 0	66
4.5.2 (MBOX1; PCI:44h or 7Ch, LOC:C4h) Mailbox Register 1	66
4.5.3 (MBOX2; PCI:48h, LOC:C8h) Mailbox Register 2	66
4.5.4 (MBOX3; PCI:4Ch, LOC:CCh) Mailbox Register 3.....	66
4.5.5 (MBOX4; PCI:50h, LOC:D0h) Mailbox Register 4	66
4.5.6 (MBOX5; PCI:54h, LOC:D4h) Mailbox Register 5.....	67
4.5.7 (MBOX6; PCI:58h, LOC:D8h) Mailbox Register 6.....	67
4.5.8 (MBOX7; PCI:5Ch, LOC:DCh) Mailbox Register 7	67
4.5.9 (P2LDBELL; PCI:60h, LOC:E0h) PCI to Local Doorbell Register.....	67
4.5.10 (L2PDBELL; PCI:64h, LOC:E4h) Local to PCI Doorbell Register.....	67
4.5.11 (INTCSR; PCI:68h, LOC:E8h) Interrupt Control/Status.....	68
4.5.12 (CNTRL; PCI:6Ch, LOC:ECh) EEPROM Control, PCI Command Codes, User I/O Control, Init Control Register.....	70
4.5.13 (PCIHIDR; PCI:70h, LOC:F0h) PCI Permanent Configuration ID Register.....	71
4.5.14 (PCIHREV; PCI:74h, LOC:F4h) PCI Permanent Revision ID Register	71
4.6 DMA REGISTERS	72
4.6.1 (DMAMODE0; PCI:80h, LOC:100h) DMA Channel 0 Mode Register.....	72
4.6.2 (DMAPADR0; PCI:84h, LOC:104h) DMA Channel 0 PCI Address Register.....	73
4.6.3 (DMALADR0; PCI:88h, LOC:108h) DMA Channel 0 Local Address Register.....	73

TABLE OF CONTENTS

4.6.4 (DMASIZ0; PCI:8Ch, LOC:10Ch) DMA Channel 0 Transfer Size (Bytes) Register.....	73
4.6.5 (DMADPR0; PCI:90h, LOC:110h) DMA Channel 0 Descriptor Pointer Register.....	73
4.6.6 (DMAMODE1; PCI:94h, LOC:114h) DMA Channel 1 Mode Register.....	74
4.6.7 (DMAPADR1; PCI:98h, LOC:118h) DMA Channel 1 PCI Address Register.....	75
4.6.8 (DMALADR1; PCI:9Ch, LOC:11Ch) DMA Channel 1 Local Address Register	75
4.6.9 (DMASIZ1; PCI:A0h, LOC:120h) DMA Channel 1 Transfer Size (Bytes) Register	75
4.6.10 (DMADPR1; PCI:A4h, LOC:124h) DMA Channel 1 Descriptor Pointer Register	75
4.6.11 (DMACSR0; PCI:A8h, LOC:128h) DMA Channel 0 Command/Status Register	76
4.6.12 (DMACSR1; PCI:A9h, LOC:129h) DMA Channel 1 Command/Status Register	76
4.6.13 (DMAARB; PCI:ACH, LOC:12Ch) DMA Arbitration Register.....	76
4.6.14 (DMATHR; PCI:B0h, LOC:130h) DMA Threshold Register.....	77
4.7 MESSAGING QUEUE REGISTERS	78
4.7.1 (OPLFIS; PCI:30h, LOC:B0) Outbound Post List FIFO Interrupt Status Register	78
4.7.2 (OPLFIM; PCI:34h, LOC:B4) Outbound Post List FIFO Interrupt Mask Register	78
4.7.3 (IQP; PCI:40h) Inbound Queue Port	78
4.7.4 (OQP; PCI:44h) Outbound Queue Port.....	79
4.7.5 (MQCR; PCI:C0h, LOC:140h) Messaging Queue Configuration Register.....	79
4.7.6 (QBAR; PCI:C4h, LOC:144h) Queue Base Address Register	79
4.7.7 (IFHPR; PCI:C8h, LOC:148h) Inbound Free Head Pointer Register	80
4.7.8 (IFTPR; PCI:CCh, LOC:14Ch) Inbound Free Tail Pointer Register.....	80
4.7.9 (IPHPR; PCI:D0h, LOC:150h) Inbound Post Head Pointer Register	80
4.7.10 (IPTPR; PCI:D4h, LOC:154h) Inbound Post Tail Pointer Register	80
4.7.11 (OFHPR; PCI:D8h, LOC:158h) Outbound Free Head Pointer Register.....	81
4.7.12 (OFTPR; PCI:DCh, LOC:15Ch) Outbound Free Tail Pointer Register	81
4.7.13 (OPHPR; PCI:E0h, LOC:160h) Outbound Post Head Pointer Register.....	81
4.7.14 (OPTPR; PCI:E4h, LOC:164h) Outbound Post Tail Pointer Register.....	81
4.7.15 (QSR; PCI:E8h, LOC:168h) Queue Status/Control Register.....	82
5. PIN DESCRIPTION.....	84
5.1 PIN SUMMARY	84
5.2 PINOUT COMMON TO ALL BUS MODES	86
5.3 C BUS MODE PINOUT.....	90
5.4 J BUS MODE PINOUT	92
5.5 S BUS MODE PINOUT.....	94
6. ELECTRICAL SPECIFICATIONS.....	96

TABLE OF CONTENTS

7. PACKAGE MECHANICAL DIMENSIONS	99
7.1 PACKAGE MECHANICAL DIMENSIONS	99
7.2 TYPICAL PCI BUS MASTER ADAPTER	100
7.3 9080 PIN OUT (S MODE, J MODE, AND C MODE)	101
8. TIMING DIAGRAMS	102
8.1 LIST OF TIMING DIAGRAMS.....	102

FEATURES

- PCI Version 2.1 compliant Bus Master Interface chip for adapters and embedded systems
- I₂O Compatible Messaging Unit
- 3.3 or 5 Volt PCI signaling, 5 volt core, low-power CMOS in 208-pin PQFP
- Two independent DMA channels for local bus memory to/from PCI host bus data transfers
- Eight programmable FIFOs for zero wait state burst operation
- PCI ↔ Local data transfers up to 132 MB/sec
- Programmable local bus supports nonmultiplexed 32-bit address/data, multiplexed 32 or 16 bit, and slave accesses of 32, 16, or 8 bit local bus devices
- Local bus runs asynchronously to the PCI bus
- Eight 32 bit mailbox and two 32 bit doorbell registers
- Performs Big Endian/Little Endian conversion
- Upward compatibility with PCI 9060/9060ES/9060SD (See compatibility notes)

1. GENERAL DESCRIPTION

The PCI 9080 provides a compact, high performance PCI bus master interface for adapter boards and embedded systems. The programmable local bus of the chip can be configured to directly connect a wide variety of processors, controllers and memory subsystems.

The PCI 9080 contains an Intelligent I/O (I₂O) messaging unit that allows high performance and compatible software implementations of the I₂O bus protocol specification. Users of the PCI 9060, 9060ES and 9060SD chips may upgrade their products to support I₂O, 3.3 Volts and other new features with little or no change to existing hardware and software.

The PCI 9080 provides two independent chaining DMA channels with bidirectional FIFOs supporting zero wait state burst transfers between host and local memory. Slave transfers are performed through a third FIFO. A fourth FIFO allows the local processor and other controllers to perform direct bus master transfers to the PCI bus. The PCI 9080 also allows a local processor to configure other PCI devices in the system.




Figure 1-1. Typical Adapter or Block Diagram




Figure 1-2. PCI 9080 Internal Block Diagram

1.1 APPLICATIONS FOR THE PCI 9080

1.1.1 PCI Adapter Cards

Major PCI adapter card applications for the PCI 9080 include high performance communications, networking, disk control, multimedia and video adapters. The PCI 9080 moves data between the host PCI bus and the adapter local bus in several ways. First, the local CPU or host processor may program the DMA controller of the PCI 9080 to move data between the adapter memory and the host PCI bus. Second, the 9080 can perform "Direct Master Transfers," whereby a local CPU or controller accesses the PCI bus directly through a PCI master transfer. The 9080 also supports slave transfers in which another PCI device is the master. Finally, the 9080 contains a complete messaging unit

with mailbox registers, doorbell registers and queue management pointers that can be used for message passing under the I₂O protocol or a custom protocol.

1.1.2 Embedded Systems

Another application for the 9080 is in embedded systems, such as network hubs and routers, printer engines and industrial equipment. In this configuration, all four of the above-mentioned data transfer modes are used. In addition, the PCI 9080 supports Type 0 and Type 1 PCI configuration cycles, which allows the embedded CPU to act as the embedded system host and to configure the other PCI devices in the system.

1.2 MAJOR FEATURES

PCI 2.1 Compliant. The PCI 9080 is compliant with all aspects of PCI specification version 2.1.

I₂O Messaging Unit. The PCI 9080 incorporates an I₂O messaging unit. This enables the adapter or embedded system to communicate with other I₂O-supported devices. The I₂O messaging unit is fully compatible with the PCI extension of the I₂O Version 1.5 specification.

Dual Independent Programmable DMA Controllers with Bidirectional FIFOs. The PCI 9080 provides two independently programmable DMA controllers with bidirectional FIFOs for each channel. Each channel supports both nonchaining and chaining DMA modes and demand mode DMA, and End of Transfer (EOT) mode.

Direct Bus Master. The PCI 9080 supports both memory mapped burst transfer accesses and I/O mapped single transfer accesses to the PCI bus from the Local Bus Master. The PCI 9080 also supports PCI bus interlock ("LOCK#") cycles. Bidirectional FIFOs for both Read- and Write-enable high-performance bursting on the local and PCI buses.

PCI Host Capability. In direct master mode, the PCI 9080 can generate Type 0 or Type 1 PCI configuration cycles.

Direct Slave. The PCI 9080 supports both memory mapped and I/O mapped burst accesses to PCI bus from the Local Bus Master. Bidirectional FIFOs for both Read- and Write-enable high-performance bursting on the local and PCI buses.

Programmable Local Bus Modes. The PCI 9080 is a PCI bus master interface chip that connects a PCI bus to one of three local bus types, selected through mode pins. The PCI 9080 may be connected to any local bus with a similar design with little or no glue logic. Table 1-1 lists the three modes.

Table 1-1. Programmable Local Bus Modes

Mode	Description
C	32-bit address/32-bit data, nonmultiplexed
J	32-bit address/32-bit data, multiplexed
S	32-bit address/16-bit data, multiplexed

Interrupt Generator. The PCI 9080 can generate PCI and local interrupts from several sources.

Clock. The PCI 9080 local bus interface runs from a local TTL clock and generates the necessary internal clocks. This clock runs asynchronously to the PCI clock. There is a buffered PCI clock (BPCLKo) for the local side to use. BPCLKo may be connected to LCLK.

3.3 Volt and 5 Volt Operation. The 9080 provides either 3.3 Volt or 5 Volt signaling on the PCI bus. A 3.3 V signaling environment requires 5 V and 3.3 V VCC. A 5 V PCI bus and local bus environment requires 5 V VCC.

Serial EEPROM Interface. The PCI 9080 contains an optional serial EEPROM interface that can be used to load configuration information. This is useful for loading information that is unique to a particular adapter (such as Network ID or Vendor ID).

Mailbox Registers. The PCI 9080 contains eight 32 bit mailbox registers that may be accessed from either the PCI or the local bus.

Doorbell Registers. The PCI 9080 includes two 32 bit doorbell registers. One generates interrupts from the PCI bus to the local bus. The other generates interrupts from the local bus to the PCI bus.

Unaligned DMA Transfer Support. The PCI 9080 can transfer data on any byte boundary.

Big/Little Endian Conversion. The PCI 9080 supports dynamic switching between Big Endian and Little Endian operations for Direct Slave, Direct Master, DMA, and the internal register accesses on the local side.

Note: PCI Bus is always Little Endian.

1.3 COMPATIBILITY OF PCI 9080 WITH PCI 9060, 9060ES, AND 9060SD

The PCI 9080 is upward compatible with the PCI 9060, 9060ES and 9060SD, except as noted in Table 1-2 and Section 4.1, "New Register Definitions Summary." It contains all the features of the PCI 9060, as well as an I₂O messaging unit, Endian conversion state machine and deeper FIFOs.

1.3.1 Pin Compatibility

When upgrading from the PCI 9060, 9060ES or 9060SD, observe the following new pin definitions listed in Table 1-2.

Table 1-2. Pin Compatibility

Pin #	9060/ES/SD		9080	
	Pin Name	Description	Pin Name	Description
170	CLKSEL	EEPROM Clock Select	PCIVOLT	1=5.0 V PCI Bus 0=3.3 V PCI Bus
175	EE1MC	Optional EEPROM clock source	EESEL	EEPROM Select 1=93CS46 (1K bit) 0=93CS56 (2K bit)

1.3.2 Register Compatibility

All registers implemented in the 9060/ES/SD are implemented in the 9080. There are a limited number of new bit definitions and several new registers. See Section 4.1, "New Register Definitions Summary."

1.4 COMPARISON OF PCI 9060, PCI 9060ES, PCI 9060SD, AND PCI 9080

Table 1-3. Comparison of the PCI 9060, PCI 9060ES, PCI 9060SD, and PCI 9080

Feature	PCI 9060 rev 3	PCI 9060ES	PCI 9060SD	PCI 9080
Number of DMA Channel(s)	2	0	1	2
Local Address Spaces	2	2	3	3
Direct Master Mode	Yes	Yes	No	Yes
Mailbox Registers	Eight 32 bit	Four 32 bit	Four 32 bit	Eight 32 bit
Doorbell Registers	Two 32 bit	Two 8 bit	Two 8 bit	Two 32 bit
FIFOs	8	4	6	8
FIFO Depth—Direct Slave Write, Direct Master Write, DMA 0 Read and DMA 0 Write	8 Lwords (32 bytes)	16 Lwords (64 bytes)	16 Lwords (64 bytes)	32 Lwords (128 bytes)
FIFO Depth —Direct Slave Read, Direct Master Read, DMA 1 Read and DMA 1 Write	8 Lwords (32 bytes)	16 Lwords (64 bytes)	16 Lwords (64 bytes)	16 Lwords (64 bytes)
LLOCKo# Pin for Lock Cycles	No	Yes	Yes	Yes
WAITI# Pin for Wait State Generation	No	Yes	Yes	Yes
BPCLKo Pin; Buffered PCI Clock	No	Yes	Yes	Yes
DREQ and DACK Pins for Demand Mode DMA Support	Yes	No	Yes (Channel 1 only)	Yes
Register Addresses	—	Identical except 9060ES has no DMA registers and Tables 25, 26 and 43 were added	Identical, except 9060SD has one DMA register and Tables 25 and 26 were added	Identical except 9080 has additional I ₂ O related registers and 30H, 34H, 40H and 44H were remapped
Pinout	—	<p>Signals deleted: DREQ0 (PIN 29) DACK0 (PIN 30)</p> <p>Input signals added: WAITI (PIN 6) BIGEND# (PIN 48)</p> <p>Output signals added: BPCLK (PIN 168) LLOCKo (PIN 7)</p>	<p>Signals deleted: BREQ0 (PIN 21) DMPAF# (PIN 8) DREQ0 (PIN 29) DACK0 (PIN 30) BTERM0# (PIN 28)</p> <p>Input signals added: WAITI (PIN 6) BIGEND# (PIN 48) EOT (PIN 164 in C MODE, PIN 5 in J and S modes)</p> <p>Output signals added: BPCLK (PIN 168) LLOCKo (PIN 7)</p>	<p>Signals changed: PCIVOLT (PIN 170) EESEL (PIN 175)</p>
Big/Little Endian Conversion	No	Yes	Yes	Yes
Spec. 2.1 Deferred Reads	No	Yes	Yes	Yes
Programmable Prefetch Counter	No	Yes	Yes	Yes
Write and Invalidate Cycle	No	Yes	Yes	Yes
Additional Device and Vendor ID Register	No	Yes	Yes	Yes
I ₂ O Messaging Unit	No	No	No	Yes
3.3 V PCI Bus Signaling	No	No	No	Yes

2. BUS OPERATION

2.1 PCI BUS CYCLES

The PCI 9080 is compliant with PCI Specification v2.1. Refer to the PCI 2.1 spec for any specific features of PCI Bus.

2.1.1 PCI Target Command Codes

As a target, the PCI 9080 allows access to the PCI 9080 internal registers and the local bus, using the commands listed in Table 2-1.

Table 2-1. PCI Target Command Codes

Command Type	Code (C/BE[3:0]#)
I/O Read	0010 (2h)
I/O Write	0011 (3h)
Memory Read	0110 (6h)
Memory Write	0111 (7h)
Memory Read Multiple	1100 (Ch)
Memory Read Line	1110 (Eh)
Memory Write and Invalidate	1111 (Fh)
Configuration Read	1010 (Ah)
Configuration Write	1011 (Bh)

All read or write accesses to the PCI 9080 can be byte, word or long word accesses. All memory commands are aliased to the basic memory commands. All I/O accesses to the PCI 9080 are decoded to a long word boundary. The byte enables are used to determine which bytes are read or written. An I/O access with illegal byte enable combinations is terminated with a Target Abort.

2.1.2 PCI Master Command Codes

The PCI 9080 can access the PCI bus to perform DMA transfers or Direct Master Local to PCI Bus transfers. During the Direct master or DMA transfer, the command code assigned to the PCI 9080 internal register location (PCI [6Ch])(Loc [ECh]) bits [15:0] will be used as the PCI command code.

2.1.2.1 DMA Master Command Codes

The DMA controllers of the PCI 9080 can generate the memory cycles listed in Table 2-2.

Table 2-2. DMA Master Command Codes

Command Type	Code (C/BE[3:0]#)
Memory Read	0110 (6h)
Memory Write	0111 (7h)
Memory Read Multiple	1100 (Ch)
Memory Read Line	1110 (Eh)
Memory Write and Invalidate	1111 (Fh)

2.1.2.2 Direct Local to PCI Command Codes

For direct local to PCI bus accesses, the PCI 9080 can generate the cycles listed in Table 2-3 through Table 2-5.

Table 2-3. Local to PCI Memory Access

Command Type	Code (C/BE[3:0]#)
Memory Read	0110 (6h)
Memory Write	0111 (7h)
Memory Read Multiple	1100 (Ch)
Memory Read Line	1110 (Eh)

Table 2-4. Local to PCI I/O Access

Command Type	Code (C/BE[3:0]#)
I/O Read	0010 (2h)
I/O Write	0011 (3h)

Table 2-5. Local to PCI Configuration Access

Command Type	Code (C/BE[3:0]#)
Configuration Memory Read	1010 (Ah)
Configuration Memory Write	1011 (Bh)

2.2 LOCAL BUS CYCLES

The PCI 9080 connects a PCI host bus to several local processor bus types:

- 32-bit nonmultiplexed (C mode)
- 32-bit multiplexed (J mode)
- 16-bit multiplexed (S mode)

The PCI 9080 operates in one of three modes, selected through mode pins, corresponding to three bus types—C, J, and S.

2.2.1 Local Bus Direct Master

Local bus cycles can be continuous single or burst cycles (programmable by way of the PCI 9080 internal registers). As a local bus target, the PCI 9080 allows access to the PCI 9080 internal registers and the PCI bus.

In C and J modes, local bus direct master accesses to the PCI 9080 must be for a 32 bit non-pipelined bus. In S mode, local bus direct master accesses to the PCI 9080 must be for a 16 bit non-pipelined bus.

2.2.2 Local Bus Direct Slave

The PCI Bus Master read/write to local bus (PCI 9080 is a PCI bus target and local bus master).

2.2.2.1 Ready/Wait State Control

If the READY input is disabled, the external READY input has no effect on wait states for a local access. Wait states between data cycles are generated internally by a wait state counter. The wait state counter is initialized with its configuration register value at the start of each data access.

If the READY input is enabled, the READY input has no effect until the wait state counter is 0. The READY input then controls the number of additional wait states.

The BTERM input is not sampled until the wait state counter is 0.

2.2.2.2 Burst Mode and Continuous Burst Mode (BTERM “Burst Terminate” Mode)

Note: BTERM refers to PCI 9080 internal register bit. BTERM# refers to the PCI 9080 external signal.

2.2.2.2.1 Burst Mode

If Bursting is enabled and the BTERM input is not enabled, bursting can start on any boundary and continue up to an address boundary as described in Table 2-6. After the data at the boundary is transferred, the PCI 9080 generates a new address cycle (ADS#).

Table 2-6. Burst Mode

Bus Mode	Burst
C, J	32-bit bus—4 Lwords or up to a quad Lword boundary (LA3, LA2 = 11)
C, J	16-bit bus—4 words or up to a quad word boundary (LA2, LA1 = 11)
C, J	8-bit bus—4 bytes or up to a quad byte boundary (LA1, LA0 = 11)
S	16-bit bus—8 words or up to a quad Lword boundary (LA3, LA2 = 11)

2.2.2.2.2 Continuous Burst Mode (BTERM# “Burst Terminate” Mode)

BTERM mode enables the PCI 9080 to perform long bursts to devices that can accept longer than 4 Lword bursts. The PCI 9080 generates one address cycle and then continues to burst data. If a device requires a new address cycle after a certain address boundary, it can assert BTERM# input to cause the PCI 9080 to generate a new address cycle. BTERM# input acknowledges the current data transfer and requests that a new address cycle be generated (ADS#). The address will be for the next data transfer. If BTERM mode is enabled, the PCI 9080 asserts BLAST# only if its FIFOs become FULL/EMPTY or if a transfer is complete.

Note: If the BTERM# input signal is asserted, the BLAST# will not be asserted until the conditions described above are met.

2.2.2.2.3 Partial Lword Accesses

Lword accesses in which not all byte enables are asserted are broken into single address and data cycles, as listed in Table 2-7.

Table 2-7. Partial Lword Accesses

Register Value (PCI 18h)(LOC 98h)		Result
Burst Enable	BTERM Enable	(Number of Transfers)
0	0	Single Cycle (Default)
0	1	Single Cycle
1	0	Burst 4 Lwords at a time
1	1	Continuous Burst Mode

2.2.2.3 Recovery States

In J and S modes, the PCI 9080 inserts one recovery state between the last data transfer and the next address cycle.

The PCI 9080 does not support the 80960J feature of using the READY input to add recovery states. No additional recovery states are added if the READY input remains asserted during the last data cycle.

2.2.2.4 Local Bus Read Accesses

For all local bus read accesses, the PCI 9080 reads only bytes corresponding to byte enables requested by the PCI initiator.

2.2.2.5 Local Bus Write Accesses

For local bus writes, only the bytes specified by a PCI bus master or by the DMA controller of the PCI 9080 are written. Access to an 8- or 16-bit bus results in the PCI bus Lword being broken into multiple local bus transfers. For each transfer, the byte enables are encoded as in the 80960C to provide local address bits [LA1:LA0].

2.2.2.6 Direct Slave Write Accesses—8- and 16-Bit Buses

A Direct PCI access to an 8- or 16-bit bus results in the PCI bus Lword being broken into multiple local bus transfers. For each transfer, the byte enables are encoded as in the 80960C to provide local address bits [LA1:LA0].

2.2.2.7 Local Bus Data Parity

There is one data parity pin for each byte lane of the PCI 9080 data bus (DP[3:0]). Even data parity is generated for each lane during local bus reads from the PCI 9080 and during PCI 9080 master writes to the local bus.

Even data parity is checked during local bus writes to the PCI 9080 and during PCI 9080 reads from the local bus. Parity is checked for each byte lane with an asserted byte enable. PCHK# is asserted in the clock cycle following the data being checked if a parity error is detected.

Generation or use of local bus data parity is optional. The signals on the data parity pins do not effect operation of the PCI 9080. PCI bus parity checking and generation is independent of local bus parity checking and generation.

2.2.2.8 Local Bus Little/Big Endian

The PCI bus is a Little Endian bus (that is, data is long word aligned to the lowermost byte lane). Byte 0 (address 0) appears in AD[7:0], Byte 1 appears in AD[15:8], Byte 2 appears in AD[23:16] and Byte 3 appears in AD[31:24].

The PCI 9080 local bus can be programmed to operate in Big or Little Endian mode. In Big Endian mode, the PCI 9080 transposes the data byte lanes. Data is transferred as shown in Table 2-8 through Table 2-11.

2.2.2.8.1 32 Bit Local Bus—Big Endian Mode

Data is long word aligned to the uppermost byte lane. Byte 0 appears on Local Data [31:24], Byte 1 appears on Local Data [23:16], Byte 2 appears on Local Data [15:8] and Byte 3 appears on Local Data [7:0].

2.2.2.8.2 16 Bit Local Bus—Big Endian Mode

For a 16 bit local bus, the PCI 9080 can be programmed to use the upper or lower word lane. Byte lanes and burst order are listed in Table 2-8 and Table 2-9.

Table 2-8. Upper Word Lane Transfer

Burst Order	Byte Lane
First Transfer	Byte 0 appears on Local Data [31:24]
	Byte 1 appears on Local Data [23:16]
Second Transfer	Byte 2 appears on Local Data [31:24]
	Byte 3 appears on Local Data [23:16]

Table 2-9. Lower Word Lane Transfer

Burst Order	Byte Lane
First Transfer	Byte 0 appears on Local Data [15:8]
	Byte 1 appears on Local Data [7:0]
Second Transfer	Byte 2 appears on Local Data [15:8]
	Byte 3 appears on Local Data [7:0]

2.2.2.8.3 8 Bit Local Bus—Big Endian Mode

For an 8 bit local bus, the PCI 9080 can be programmed to use the upper or lower byte lane. Byte lanes and burst order are listed in Table 2-10 and Table 2-11.

Table 2-10. Upper Byte Lane Transfer

Burst Order	Byte Lane
First transfer	Byte 0 appears on Local Data [31:24]
Second transfer	Byte 1 appears on Local Data [31:24]
Third transfer	Byte 2 appears on Local Data [31:24]
Fourth transfer	Byte 3 appears on Local Data [31:24]

Table 2-11. Lower Byte Lane Transfer

Burst Order	Byte Lane
First Transfer	Byte 0 appears on Local Data [7:0]
Second Transfer	Byte 1 appears on Local Data [7:0]
Third Transfer	Byte 2 appears on Local Data [7:0]
Fourth Transfer	Byte 3 appears on Local Data [7:0]

For each of the following transfer types, the PCI 9080 local bus can be independently programmed to operate in Little Endian or Big Endian mode:

- Local bus accesses to PCI 9080 configuration registers
- Direct Slave PCI accesses to Local Address Space 0
- Direct Slave PCI accesses to Local Address Space 1
- Direct Slave PCI accesses to expansion ROM
- DMA Channel 0 accesses to the local bus
- DMA Channel 1 accesses to the local bus

For local bus configuration accesses, an input pin can be used to dynamically change the Endian mode.

Note: PCI bus is always Little Endian mode.

3. FUNCTIONAL DESCRIPTION

3.1 RESET

3.1.1 PCI Bus Input RST#

The PCI bus RST# input causes all PCI bus outputs to float, resets the entire PCI 9080 and causes the local reset output, LRESETo#, to be asserted.

3.1.2 Local Bus Input LRESETi#

When asserted, the LRESETi# input resets the local bus portion of the PCI 9080, clears all local configuration registers and causes the LRESETo# output to be asserted.

3.1.3 Local Bus Output LRESETo#

LRESETo# is asserted when PCI bus RST# input is asserted, the LRESETi# input is asserted, or the software reset bit in the Init Control Register is set to 1.

3.1.4 Software Reset

A host on the PCI bus can set the software reset bit in the Init Control Register to reset the PCI 9080 and assert the LRESETo# output. The PCI configuration registers will not be reset. When the software reset bit is set, the PCI 9080 responds to PCI accesses, but not to local bus accesses. The PCI 9080 remains in this reset condition until the PCI host clears the bit.

Note: The local side cannot clear this reset bit because the local bus is in a reset state.

3.2 PCI 9080 INITIALIZATION

The PCI 9080 configuration registers can be programmed by an optional serial EEPROM and/or by a local processor.

Note: The internal configuration register can also be accessed by the PCI host processor after power up initialization.

3.2.1 EEPROM Initialization

During serial EEPROM initialization, the PCI 9080 response to PCI target accesses is RETRY. During

serial EEPROM initialization, the PCI 9080 response to a local processor is to hold off READYo#.

3.2.2 Local Initialization

The PCI 9080 issues a RETRY to all PCI accesses until the "Local Init Done bit" in the Init Control Register is set. The "Init Done bit" is programmable through local bus configuration accesses. If this bit is not going to be set by a local processor, then NB# input should be tied low. Holding NB# input low externally forces the Local Init Done bit to 1.

The PCI 9080 default values are used if a serial EEPROM is not present and the local "Init Status" bit is set to a "1" by holding the NB# input low or set by the local processor.

3.3 EEPROM

After reset, the PCI 9080 attempts to read the serial EEPROM to determine its presence. An active low start bit indicates the serial EEPROM is present (PCI 9080 supports 93CS46 (1K) or 93CS56 (2K), selectable by way of the EESEL pin). (Refer to the manufacturer's data sheet for the particular serial EEPROM being used.) The first word is then checked to verify the serial EEPROM is programmed. If the first word (16 bit) is all 1s, a blank serial EEPROM PCI 9080 will use default values instead.

The serial EEPROM can be read or programmed from the PCI or local bus. Bits [27:24] of the serial EEPROM Control Register controls the PCI 9080 pins that enable the reading or writing of serial EEPROM data bits. (Refer to the manufacturer's data sheet for the particular serial EEPROM being used.)

The PCI 9080 has three serial EEPROM load options:

- Short Load Mode—The SHORT# input pin is pulled down and the PCI 9080 loads 5 Lwords from the serial EEPROM
- Long Load Mode—The SHORT# input pin is pulled up, bit 25 of the "Local Bus Region Descriptor Register [LOC 98h]" is set to 0 and the PCI 9080 loads 17 Lwords from the serial EEPROM
- Extra Long Load Mode—The SHORT# input pin is pulled up, bit 25 of the "Local Bus Region Descriptor Register [LOC 98h]" is set to 1 during Long Load from the serial EEPROM and the PCI 9080 loads 21 Lwords from the serial EEPROM

3.3.1 Short EEPROM Load

The registers listed in Table 3-1 are loaded from serial EEPROM after reset is de-asserted if the SHORT# pin is low. The serial EEPROM is organized in words (16 bit). PCI 9080 first loads MSW (Most Significant Word (bits [31:16])), starting from the most significant bit (bit 31). The PCI 9080 then loads LSW (Least Significant Word (bits [15:0])), starting again from the most significant bit (bit 15). Therefore, the PCI 9080 will load Device ID, Vendor ID, class code, and so forth. The five 32-bit words are stored sequentially in the serial EEPROM.

Table 3-1. Short EEPROM Load Registers

EEPROM Offset	EEPROM Value	Description
0	9080	Device ID
2	10B5	Vendor ID
4	0680	Class Code
6	0002	Class Code, Revision
8	0000	Maximum Latency, Minimum Grant
A	0100	Interrupt Pin, Interrupt Line Routing
C	xxxx	MSW of Mailbox 0 (User Defined)
E	xxxx	LSW of Mailbox 0 (User Defined)
10	xxxx	MSW of Mailbox 1 (User Defined)
12	xxxx	LSW of Mailbox 1 (User Defined)

3.3.2 Long EEPROM Load

The registers listed in Table 3-2 are loaded from serial EEPROM after reset is de-asserted if the SHORT# pin is high. The serial EEPROM is organized in words (16 bit). PCI 9080 first loads MSW (Most Significant Word (bits [31:16])), starting from the most significant bit (bit 31). The PCI 9080 then loads LSW (Least Significant Word (bits [15:0])), starting again from the most significant bit (bit 15). Therefore, the PCI 9080 will load Device ID, Vendor ID, class code, and so forth.

The serial EEPROM value can be entered into a DATA I/O programmer in the order shown below. The value shown are examples and must be modified for each particular application. The 34 16-bit words listed in the table are stored sequentially in the serial EEPROM.

Note: The internal register values and the serial EEPROM values can be read or written using PLXMON.EXE or PLXMON95.EXE, provided by PLX Technology.

Table 3-2. Long EEPROM Load Registers

EEPROM Offset	EEPROM Value	Description
0	9080	Device ID
2	10B5	Vendor ID
4	0680	Class Code
6	0001	Class Code, Revision
8	0000	Maximum Latency, Minimum Grant
A	0100	Interrupt Pin, Interrupt Line Routing
C	xxxx	MSW of Mailbox 0 (User Defined)
E	xxxx	LSW of Mailbox 0 (User Defined)
10	xxxx	MSW of Mailbox 1 (User Defined)
12	xxxx	LSW of Mailbox 1 (User Defined)
14	FFF0	MSW of Range for PCI to Local Address Space 0 (1 MB)
16	0000	LSW of Range for PCI to Local Address Space 0 (1 MB)
18	1000	MSW of Local Base Address (Remap) for PCI to Local Address Space 0
1A	0001	LSW of Local Base Address (Remap) for PCI to Local Address Space 0
1C	11E4	MSW of Local Arbitration Register
1E	0000	LSW of Local Arbitration Register
20	0000	MSW of Local Bus Big/Little Endian Descriptor Register
22	0000	LSW of Local Bus Big/Little Endian Descriptor Register
24	FFF0	MSW of Range for PCI to Local Expansion ROM
26	0000	LSW of Range for PCI to Local Expansion ROM
28	1000	MSW of Local Base Address (Remap) for PCI to Local Expansion ROM
2A	0010	LSW of Local Base Address (Remap) for PCI to Local Expansion ROM
2C	4DC3	MSW of Bus Region Descriptors for PCI to Local Accesses
2E	04C3	LSW of Bus Region Descriptors for PCI to Local Accesses
30	FF00	MSW of range for Direct Master to PCI
32	0000	LSW of range for Direct Master to PCI
34	4000	MSW of Local Base Address for Direct Master to PCI Memory
36	0000	LSW of Local Base Address for Direct Master to PCI Memory
38	7000	MSW of Local Bus Address for Direct Master to PCI IO/CFG
3A	0000	LSW of Local Bus Address for Direct Master to PCI IO/CFG
3C	0000	MSW of PCI Base Address (Remap) for Direct Master to PCI
3E	183F	LSW of PCI Base Address (Remap) for Direct Master to PCI
40	0000	MSW of PCI Configuration Address Register for Direct Master to PCI IO/CFG
42	0000	LSW of PCI Configuration Address Register for Direct Master to PCI IO/CFG

Note: There are 60 unused bytes in the EEPROM that can be used for user-defined applications.

3.3.3 Extra Long EEPROM Load

An Extra Long Load mode is provided in the PCI 9080 to load 5 more Lwords from the EEPROM. If bit 25 is set to 1 in the "Local Bus Region Descriptor [LOC 98h]", the following 5 Lword registers are loaded in addition to normal Long Load process (refer to Section 3.3.2). Bit 25 of the "Local Bus Region Descriptor [LOC 98h]" must be set to 1 during Long Load Process. (Refer to Table 3-3.)

Table 3-3. Extra Long EEPROM Load Registers

EEPROM Offset	EEPROM Value	Description
44	9080	Subsystem ID
46	10B5	Subsystem Vendor ID
48	FFf0	MSW of Range for PCI to Local Address Space 1 (1 MB)
4A	0000	LSW of Range for PCI to Local Address Space 1 (1 MB)
4C	1000	MSW of Local Base Address (Remap) for PCI to Local Address Space 1
4E	0001	LSW of Local Base Address (Remap) for PCI to Local Address Space 1
50	0000	MSW of Bus Region Descriptors (Space 1) for PCI to Local Accesses
52	05C3	LSW of Bus Region Descriptors (Space 1) for PCI to Local Accesses
54	0000	MSW of PCI Base Address for local expansion ROM
56	0000	LSW of PCI Base Address for local expansion ROM

Note: There are 40 unused bytes in the EEPROM that can be used for user-defined applications.

3.3.4 Recommended EEPROMs

A 1K bit (National NM93CS46 or compatible) or 2K bit (National NM93CS56 or compatible) device can be used. Refer to Table 5-2 in Section 5, "Pin Description," for EEPROM control pin descriptions.

3.4 INTERNAL REGISTER ACCESS

The PCI 9080 chip provides several internal registers, allowing for maximum flexibility in bus interface design and performance. The register types are accessible from both the PCI and local buses, including the following:

- PCI Configuration Registers
- Local Configuration Registers
- Mailbox Registers
- Doorbell Registers
- DMA Registers
- Messaging Queue Registers (I₂O)

Figure 3-1 illustrates how these registers are accessed.




Figure 3-1. PCI 9080 Internal Register Access

3.4.1 PCI Bus Access to Internal Registers

The PCI 9080 "PCI configuration registers" can be accessed from the PCI bus with a configuration Type 0 cycle.

The PCI 9080 internal registers can be accessed by a memory cycle, with the PCI bus address that matches the base address specified in the PCI Base Address 0 for Memory Mapped Configuration Register of the PCI 9080. They can also be accessed by an I/O cycle, with

the PCI bus address matching the base address specified in the PCI Base Address 1 for I/O Mapped Configuration Register of the PCI 9080.

All PCI read or write accesses to the PCI 9080 registers can be byte, word or long word accesses. All PCI memory accesses to the PCI 9080 registers can be burst or non-burst. The PCI 9080 responds with a PCI Disconnect for all burst I/O accesses to the PCI 9080 registers.

3.4.2 Local Bus Access to Internal Registers

The local processor can access all the internal registers of the PCI 9080 through either internal or external address decode logic. The PCI 9080 provides an Address Decode Mode Pin (ADMODE) that selects whether the internal address decode logic is used or whether the designer will supply an external chip select from an external address decoder. Figure 3-2 illustrates how the dual address decode logic works.

If the Address Decode Mode pin is set to 1, the internal PCI 9080 address decode logic is enabled. In this mode, the PCI 9080 internal registers are selected when local address bits LA[31:29] match input address select pins S[2:0]. If the Address Decode Mode pin is set to 0, the PCI 9080 responds to local bus access when S0 is asserted low through external chip select logic. Note that S0 must be decoded while ADS# is low.

All local read or write accesses to the PCI 9080 registers can be byte, word or long word accesses. All local accesses to the PCI 9080 registers can be burst or non-burst.

For C and J modes, accesses must be for a 32 bit non-pipelined bus. The PCI 9080 READYo# indicates a data transfer is complete.

For S mode, accesses must be for a 16 bit non-pipelined bus. The PCI 9080 READYo# indicates a data transfer is complete.





Figure 3-2. Dual Address Decode Mode

3.5 DIRECT DATA TRANSFER MODES

Figure 3-3 and Figure 3-4 illustrate the direct data transfer modes.



Host CPU accesses Local Memory or I/O = Direct Slave R/W
 Local CPU accesses System Memory = Direct Master R/W
 System Memory to Local Memory = DMA R/W

Figure 3-3. Direct Master, Direct Slave, and DMA




Figure 3-4. Mailbox/Doorbell Message Passing

3.5.1 Direct Master Operation (Local Master to PCI Target)

The PCI 9080 supports the direct access of the PCI bus by either the local processor or an intelligent controller. Five registers are used to define local to PCI access:

- Range
- Local Base Address for Direct Master to PCI Memory Register
- Local Base Address for Direct Master to PCI IO/CFG Register
- PCI Configuration Address Register for Direct Master to PCI IO/CFG
- PCI Base Address

3.5.1.1 Decode

The Range register specifies the local address bits to use for decoding a Local to PCI access. The local processor can perform only memory cycles. Therefore, the Local Base Address for Direct Master to PCI Memory Register is used to decode an access to PCI memory space and the Local Base Address for Direct Master to PCI IO/CFG Register is used to decode an access to PCI I/O space or PCI bus configuration cycle access.

3.5.1.2 FIFOs

For Direct Master memory access to the PCI bus, the PCI 9080 has a 32 Lword (128 byte) write FIFO and a 16 Lword (64 byte) read FIFO. The FIFOs enable the local bus to operate independently of the PCI bus and allows high-performance bursting on the local and PCI buses.

3.5.1.3 Memory Access

The local processor can read or write to the PCI memory by a read or write to the "Local Base Address for Direct Master to PCI Memory Register." The PCI 9080 will convert the local read/write access to PCI bus read/write cycles. The Local Address space starts from the Direct Master Local Base Address up to the range. The remap (PCI Base Address) defines the PCI starting address. (Refer to Example 1 in Section 3.5.2.1).

Writes—The PCI 9080 continues to accept writes and return $READY\#$ until the write FIFO is full. It then holds off $READY\#$ until space becomes available in the write FIFO. A programmable Direct Master FIFO "almost full" status output is provided (DMPAF#).

Reads—The PCI 9080 holds off $READY\#$ while gathering an Lword from the PCI bus. Programmable prefetch modes are available if prefetch is enabled: prefetch NONE, 4, 8, 16, or continuous until Direct Master cycle ends. The read cycle is terminated when the local $BLAST\#$ input is asserted. Unused read data is flushed from the FIFO.

The PCI 9080 does not prefetch read data for single cycle Direct Master reads (local $BLAST\#$ input asserted during first data phase). In this case, the PCI 9080 reads a single PCI Lword.

For Direct Master single cycle reads, the PCI 9080 asserts the same PCI bus byte enables as asserted on the local bus.

For multiple cycle reads, the PCI 9080 reads entire long words (all PCI byte enables are asserted), regardless of local byte enables.

3.5.1.4 IO/CFG Access

When a Local Direct Master I/O access to the PCI bus is made, the PCI Configuration Address Register's Configuration Enable bit determines if an I/O or configuration access is to be made to the PCI bus.

Local burst accesses are broken into single PCI I/O address/data cycles. The PCI 9080 does not prefetch read data for I/O and CFG reads.

For Direct Master I/O or Configuration cycles, the PCI 9080 asserts the same PCI bus byte enables as asserted on the local bus.

3.5.1.5 I/O

If the Configuration Enable bit is clear, a single I/O access is made to the PCI bus. The local address, remapped decode address bits and the local byte enables are encoded to provide the address and is output with an I/O read or write command during the PCI address cycle.

For writes, data is loaded into the write FIFO and READYo# returned to the Local bus. For reads, the PCI 9080 holds off READYo# while gathering a Lword from the PCI bus.

3.5.1.6 CFG (PCI Configuration Type 0 or Type 1 Cycles)

If the Configuration Enable bit is set, a CFG access is made to the PCI bus. In addition to enabling the configuration (bit 31) of (PCI [2Ch])(Loc [ACh]), the user must provide all the register information. The register number (bit [7:2]) or the device number (bit [15:11]) must be modified and a new CFT read/write cycle must be performed before other registers or devices can be accessed.

If the PCI Configuration Address Register selects a Type 0 command, bits [10:0] from the register are copied to address bits [10:0]. Bits [15:11] "device number" are translated into a single bit being set in PCI address bits [31:11]. PCI address bits [31:11] can be used as a device select. For a Type 1 command, bits [23:0] are copied from the register to bits [23:0] of the PCI address. PCI address bits [31:24] are 0. A configuration read or write command code is output with the address during the PCI address cycle.

For writes, local data is loaded into the write FIFO and READYo# is returned. For reads, the PCI 9080 holds off READYo# while gathering an Lword from the PCI bus.

3.5.1.7 Direct Bus Master Lock

The PCI 9080 supports direct local to PCI bus exclusive accesses (locked atomic operations). A locked operation must start with the local bus input LLOCK# being asserted during a Direct Master bus read cycle. Refer to the timing in Section 8, "Timing Diagrams." Locked operations are enabled or disabled using the PCI Base Address for Direct Master to PCI Register.

3.5.1.8 Master/Target Abort

The PCI 9080 Master/Target abort logic enables a local bus master to perform a Direct Master bus poll of devices to determine whether the devices exist (typically when the local bus performs configuration cycles to the PCI bus).

If a PCI Master, Target Abort, or Retry Time-out is encountered during a transfer, the PCI 9080 asserts LSERR# (can be used as a NMI). If the local bus master is waiting for a READYo#, it is asserted along with BTERMo#. The local master's interrupt handler can take the appropriate application specific action. It can then clear the abort bits in the PCI Status Register of the PCI 9080 to clear the LSERR# interrupt and re-enable Direct Master transfers.

If a local bus master is attempting a burst read from a non-responding PCI device (Master/Target abort), it receives the READYo# and BTERMo# for the first cycle only. If the local processor cannot terminate its burst cycle, it may cause the local processor to hang. The local bus must then be reset from the PCI bus or by a local watch-dog timer asserting RESETi#. If the local bus master cannot terminate its cycle with BTERMo#, it should not perform burst cycles when attempting to determine if a PCI device exists.

3.5.1.9 Write and Invalidate

The PCI 9080 can be programmed to perform Direct Master write and invalidate cycles through the PCI Base Address (Remap) Register and the Command Code Register. In Write and Invalidate mode, the PCI 9080 waits until the local bus writes 8 Lwords before starting the PCI access. This ensures that an 8 Lword write completes in one PCI bus ownership, as required for write and invalidate to a target with a cache line size of 8 Lwords.

Note: Before the write and invalidate cycle, the command code for Direct Master must be modified to 0Fh at (PCI [6Ch])(Loc [ECh]) and the cache line size at (PCI [0Ch])(Loc [0Ch]) must match the target cache line size.




Figure 3-5. Direct Master Access of PCI Bus

3.5.2 Direct Slave Operation (PCI Master to Local Bus Access)

The PCI 9080 supports both memory mapped burst transfer accesses and I/O mapped single transfer accesses to the local bus from the PCI bus. PCI Base Address registers are provided to set up the location of the adapter in PCI memory and I/O space. In addition, local mapping registers allow address translation from PCI address space to local address space. There are three spaces available:

- Space 0
- Space 1
- Expansion ROM space

The Expansion ROM space is intended to support a bootable ROM device for the host. Each local space can be programmed to operate 8 bit, 16 bit, or 32 bit local bus width. The PCI 9080 has an internal wait state generator and external wait state input (READYi#). READYi# can be disabled or enabled with the internal configuration register. The local bus, independent of the PCI bus, can

- Burst as long as the data is available (Continuous Burst Mode)
- Burst 4 Lwords at a time
- Perform continuous single cycle, with or without wait state(s)

For single cycle Direct Slave reads, the PCI 9080 reads a single local bus Lword or partial Lword. The PCI 9080 disconnects after one transfer for all Direct Slave I/O accesses.

For the highest data transfer rate, the PCI 9080 supports posted write and can be programmed to prefetch data during PCI Burst Read. The prefetch size, when enabled, can be 1 to 16 Lwords, or until the PCI stops requesting. The PCI 9080 will prefetch if enabled and drop the local bus after the prefetch counter is reached. In a continuous prefetch mode, the PCI 9080 prefetches as long as any FIFO space is available and terminates the prefetch when the PCI terminates the request. If read prefetching is disabled, the PCI 9080 disconnects after one read transfer.

If the local side is extremely slow, the PCI 9080 can be programmed through the Local Arbitration and PCI Mode register to perform delayed reads, as specified in PCI specification rev 2.1. In addition to delayed read, the PCI 9080 supports the following in PCI specification rev 2.1 features.

- No write while read is pending(RETRY for reads)
- Write and flush pending read

The PCI 9080 also supports cached read mode, where prefetched data can be read from the PCI 9080 internal FIFO instead of from the local side. The address must be subsequent to the previous address and must be 32-bit aligned (next address = current address + 4).

The PCI 9080 can be programmed to keep the PCI bus by generating a wait state(s), de-asserting TRDY#, if the write FIFO becomes full. The PCI 9080 can also be programmed to keep the local bus, LHOLD is asserted, if the Direct Slave Write FIFO becomes empty or the Direct Slave Read FIFO becomes full. The local bus is dropped in either case when the Local Bus Latency Timer is enabled and expires.

The PCI 9080 supports on-the-fly Endian conversion for Space 0, Space 1, and expansion ROM space. The local bus can be Big/Little Endian by either using the BIGEND# input pin or the programmable internal register configuration. When BIGEND# is asserted, it overwrites the internal register configuration.

Note: The PCI bus is always Little Endian.

3.5.2.1 PCI to Local Address Mapping

Three local address spaces—Space 0, Space 1, and expansion ROM—are accessible from the PCI bus. Each space is defined by a set of three registers:

- Local Address Range
- Local Base Address
- PCI Base Address

A fourth register, Bus Region Descriptors for PCI to Local Accesses Register, defines the local bus characteristics for both regions. (Refer to Figure 3-6.)

3.5.2.1.1 Byte Enables

LBE[3:0]# (pins 139, 140, 141, and 142) are encoded based on the configured bus width, as follows:

32-Bit Bus—For a 32-bit bus, the four byte enables indicate which of the four bytes are active during a data cycle.

- BE3# Byte Enable 3—LD[31:24]
- BE2# Byte Enable 2—LD[23:16]
- BE1# Byte Enable 1—LD[15:8]
- BE0# Byte Enable 0—LD[7:0]

16-Bit Bus—For a 16-bit bus, BE3#, BE1# and BE0# are encoded to provide BHE#, LA1, and BLE#, respectively.

- BE3# Byte High Enable (BHE#)—LD[15:8]
- BE2# not used
- BE1# Address bit 1 (LA1)
- BE0# Byte Low Enable (BLE#)— LD[7:0]

8-Bit Bus—For an 8-bit bus, BE1# and BE0# are encoded to provide LA1 and LA0, respectively.

- BE3# not used
- BE2# not used
- BE1# Address bit 1 (LA1)
- BE0# Address bit 0 (LA0)

Each PCI to Local Address space is defined as part of reset initialization as described in the next section.

3.5.2.1.2 Local Bus Initialization Software

Range—Specifies which PCI address bits to use for decoding a PCI access to local bus space. Each of the bits corresponds to a PCI address bit. Bit 31 corresponds to Address bit 31. Write a value of 1 to all bits that must be included in decode and a 0 to all others.

Remap PCI to Local Addresses into a Local Address Space—The bits in this register remap (replace) the PCI address bits used in decode as the Local Address bits.

Local Bus Region Description—Specifies the local bus characteristics.

3.5.2.1.3 PCI Initialization Software

PCI reset software determines how much address space is required by writing a value of all ones (1) to a PCI Base Address register and then reading back the value. The PCI 9080 return zeroes in “don't care” address bits, effectively specifying the address space required. The PCI software then maps the Local Address space into the PCI Address space by programming the PCI Base Address register. (Refer to Figure 3-6.)




Figure 3-6. Direct Slave Access of Local Bus

Example 1—A 1 MB local address space 12300000h through 123FFFFFFh is accessible from the PCI bus at PCI addresses 78900000h through 789FFFFFFh.

- a. Local initialization software sets the Range and Local Base Address Registers as follows:
 - **Range**—FFF00000h (1 MB, decode the upper 12 PCI address bits)
 - **Local Base Address (remap)**—123XXXXXh (Local Base Address for PCI to local accesses) (Bit 0, the Space Enable bit, must be set to 1 to be recognized by the host)
- b. PCI Initialization software writes all ones to the PCI Base Address, then reads it back again.
 - The PCI 9080 returns a value FFF00000h. The PCI software then writes to the PCI Base Address register
 - **PCI Base Address**—789XXXXXh (PCI Base Address for access to Local Address space)

For PCI direct access to the local bus, the PCI 9080 has a 32 Lword (128 byte) write FIFO and a 16 Lword (64 byte) read FIFO. The FIFOs enable the local bus to operate independently of the PCI bus. The PCI 9080 can be programmed to return a RETRY response or to throttle TRDY# for any PCI bus transaction attempting to write to the PCI 9080 local bus when the FIFO is full.

For PCI read transactions from the PCI 9080 local bus, the PCI 9080 holds off TRDY# while gathering the local bus Lword to be returned. For read accesses mapped to the PCI memory space, the PCI 9080 prefetches up to 16 Lwords (has continuous prefetch mode) from the local bus. Unused read data is flushed from the FIFO. For read accesses mapped to the PCI I/O space, the PCI 9080 does not prefetch read data. Rather, it breaks each read of the burst cycle into a single address/data cycle on the local bus.

The period of time the PCI 9080 holds off TRDY# can be programmed, Target Retry Timer, in the Local Bus Region Descriptor register. The PCI 9080 issues a RETRY to the PCI bus transaction master when the programmed time period expires. This occurs when the PCI 9080 cannot gain control of the local bus and return TRDY# within the programmed time period.

3.5.2.2 Deadlock and BREQo

A deadlock situation can occur when a master on the PCI bus wants to access the PCI 9080 local bus at the same time a master on the local PCI 9080 bus wants to access the PCI bus. Two types of deadlock situations can occur:

- a. **PARTIAL DEADLOCK**—A master on the local bus is performing a direct bus master access to a PCI bus device other than the PCI bus device that is concurrently trying to access the local bus.
- b. **FULL DEADLOCK**—A master on the local bus is performing a direct bus master access to the same PCI bus device that is concurrently trying to access the local bus.

This applies only to direct (“pass through”) master and slave accesses through the PCI 9080. Deadlock will not occur in transfers through the PCI 9080 DMA controller or the mailboxes.

For PARTIAL DEADLOCK, the PCI access to the local bus times out (the Target Retry Timer, which is programmable through the Local Bus Region Description for PCI to Local Accesses Register) and the PCI 9080 responds with a PCI RETRY. The PCI specification requires that a PCI master release its request for the PCI bus (de-asserts REQ#) for a minimum of two PCI clocks after receiving a RETRY. This allows the PCI bus arbiter to grant the PCI bus to the PCI 9080 so that it can complete its direct master access and free up the local bus. Possible solutions are described below for cases in which the PCI bus arbiter does not function as described (PCI bus architecture dependent), waiting for a time-out is undesirable, or a FULL DEADLOCK condition exists.

For FULL DEADLOCK, the only solution is to back off the local master.

3.5.2.2.1 Backoff

The PCI 9080 contains a pin (BREQo) that indicates a possible deadlock condition exists. The PCI 9080 starts the BREQo timer (can be reprogrammed, using the registers) when it detects the following conditions:

- a. A master on the local bus is performing a direct bus master access to the PCI bus.
- b. A master on the PCI bus is trying to access memory or an I/O device on the local bus and is not gaining access (that is, has not received LHOLDA).

If the timer expires and the PCI 9080 still has not received LHOLDA, the PCI 9080 asserts BREQo.

External bus logic can use this as a signal to perform backoff.

A backoff cycle is device/bus architecture dependent. External logic (arbiter) can assert the necessary signals to cause the local master to release the local bus (backoff). After backing off the local master, it can grant the bus to the PCI 9080 (by asserting LHOLDA).

The PCI 9080 considers the direct master bus access terminated when it detects LHOLDA. It then proceeds with the PCI direct slave access. When this access is complete and the PCI 9080 releases the local bus, the external logic can release backoff and the local master can resume the cycle that was interrupted by the backoff cycle. The write FIFO of the PCI 9080 retains all the data it has acknowledged (that is, the last data for which $READY_o\#$ was asserted and LHOLDA was not asserted).

The Read FIFO of the PCI 9080 retains all the data read from the PCI bus (single or burst read) and returns the data to the Local Master when the Local Master returns with the same request as before the backoff.

After the backoff condition ends, the local master restarts the last cycle with $ADS\#$. For writes, the data following this $ADS\#$ should be the data that was not acknowledged by the PCI 9080 prior to the backoff cycle (that is, the last data for which $READY_o\#$ was not asserted or LHOLDA was asserted). (The PCI 9080 will not assert the $READY_o\#$ signal when the local backoff is acknowledged, "assert LHOLDA".)

3.5.2.2.2 Software/Hardware Solution for Systems without Backoff Capability

For adapters that do not support backoff, a possible deadlock solution is as follows:

PCI host software, external local bus hardware, general purpose output $USERO$ and general purpose input ($USERI$) can be used by PCI host software to prevent deadlock. $USERO$ can be set to request that the external arbiter not grant the bus to any local bus master except the PCI 9080. A status output from the local arbiter can be connected to general purpose input $USERI$ to indicate that no local bus master owns the local bus. The input can be read by the PCI host to determine that no local bus master currently owns the local bus. The PCI host can then do a direct slave access. When the host is done, it clears $USERO$. For devices that support preempt, $USERO$ can be used to preempt the current bus master device. The current local bus master device completes its current cycle and gives up the local bus (de-asserts LHOLD).

3.5.2.2.3 Software Solutions to Deadlock

PCI host software and local bus software can use a combination of mailbox registers, doorbell registers, interrupts, direct local to PCI accesses and direct PCI to local accesses to avoid deadlock.

3.5.2.3 Direct Slave Lock

The PCI 9080 supports direct PCI to local bus exclusive accesses (locked atomic operations). A PCI locked operation to local bus results in the entire address space 0, space 1 and expansion ROM space being locked until they are released by the PCI bus master. The PCI 9080 asserts $LLOCKo\#$ during the first clock of an atomic operation (address cycle) and de-asserts it a minimum of one clock, following the last bus access for the atomic operation. $LLOCKo\#$ is de-asserted after the PCI 9080 detects $PCI\ FRAME\#$ and $PCI\ LOCK\#$ de-asserted at the same time. Refer to the timing diagrams in Section 8, "Timing Diagrams." Locked operations are enabled or disabled with the Local Bus Region Descriptor for PCI to Local Accesses Register.

It is the responsibility of external arbitration logic to monitor the $LLOCKo\#$ pin and enforce the meaning for an atomic operation. For example, if a local master initiates a locked operation, the local arbiter may choose to not grant use of the local bus to other masters until the locked operation is complete.

3.5.3 Direct Slave Priority

Direct Slave accesses have higher priority than DMA accesses.

Direct Slave accesses preempt DMA transfers. When the PCI 9080 DMA controller owns the local bus, its LHOLD output and LHOLDA input are asserted and its LDSHOLD output is de-asserted. When a Direct Slave access occurs, the PCI 9080 gives up the local bus within two Lword transfers by de-asserting LHOLD and floating its local bus outputs. After the PCI 9080 samples its LHOLDA input de-asserted, it requests the local bus for a Direct Slave transfer by asserting LHOLD and LDSHOLD. When the PCI 9080 receives LHOLDA, it drives the bus and performs the Direct Slave transfer. Upon completion of the Direct Slave transfer, the PCI 9080 gives up the local bus by de-asserting both LHOLD and LDSHOLD and floating its local bus outputs. After the PCI 9080 samples its LHOLDA de-asserted and its local pause timer is zero, it requests the local bus for a DMA transfer by re-asserting LHOLD. When it receives LHOLDA, it drives the bus and continues with the DMA transfer.

3.6 DMA OPERATION

The PCI 9080 supports two independent DMA channels capable of transferring data from the local bus to the PCI bus or from the PCI bus to the local bus. Each channel consists of a DMA controller and a bi-directional FIFO. Both channels support chaining and non-chaining transfers, Demand Mode DMA, and End of Transfer (EOT) pins.

direction. The host or local processor then sets a control bit to initiate the transfer. The PCI 9080 will arbitrate the PCI and local buses and transfer data. Once the transfer is complete, the PCI 9080 generates an interrupt either to the local processor or the PCI host (programmable). The DMA done bit in the internal DMA register can be pooled to indicate the status of DMA transfer.

DMA registers are accessible from the PCI bus and local bus. (Refer to Figure 3-7.)

3.6.1 Non-Chaining Mode DMA

The host processor or the local processor sets the local address, PCI address, transfer count and transfer




Figure 3-7. Non-Chaining DMA Initialization

3.6.2 Chaining Mode DMA

Chaining DMA operates as follows:

The Host Processor or the Local Processor sets up descriptor blocks in local or host memory that are composed of a PCI address, local address, transfer count, transfer direction and address of the next descriptor block. The Host or Local Processor then sets up the address of the initial descriptor block in the descriptor pointer register of the PCI 9080 and initiates the transfer by setting a control bit. The PCI 9080 loads the first descriptor block and initiates the data transfer. The PCI 9080 continues to load descriptor blocks and

transfer data until it detects the end of chain bit is set in the next descriptor pointer register. The PCI 9080 can be programmed to interrupt the local processor by setting the "Interrupt after Terminal Count" bit or PCI host upon completion of each block transfer and after all block transfers are complete (done) (refer to Figure 3-8). If the chaining descriptors are located in local memory, the DMA controller can be programmed to clear the transfer size at the completion of each DMA. (Refer to "DMA Clear Count Mode").

Note: The DMA descriptor can be on the local memory or PCI memory, or both (first descriptor on local memory, and second descriptor on PCI memory).




Figure 3-8. Chaining DMA Initialization

3.6.3 DMA Data Transfers

The PCI 9080 DMA controller can be programmed to transfer data from the local bus side to the PCI bus side or from the PCI bus side to the local bus side. Refer to Figure 3-9 and Figure 3-12 for a description of the operation.

3.6.3.1 Local to PCI Bus DMA Transfer




Figure 3-9. Local to PCI Bus DMA Data Transfer Operation

3.6.3.2 PCI to Local Bus DMA Transfer




Figure 3-10. PCI to Local Bus DMA Data Transfer Operation

3.6.3.3 Unaligned Transfers

For unaligned local to PCI transfers, the PCI 9080 reads a partial Lword from the local bus. It then continues to read Lwords from the local bus. The Lwords are assembled, aligned to the PCI bus address and loaded into the FIFO.

For PCI to local transfers, Lwords are read from the PCI bus and loaded into the FIFO. On the local side, the Lwords are assembled from the FIFO, aligned to the local bus address and written to the local bus. On both the local and PCI buses, the byte enables for writes determine LA0 and LA1 for the start of a transfer. For the last transfer, the byte enables specify the bytes to be written. All reads are Lwords.

3.6.4 Demand Mode DMA

A bit in the DMA Configuration Registers specifies that the channel operates in Demand Mode. In Demand

Mode, the user sets up the configuration registers of the DMA controller and initiates a transfer. The DMA controller transfers data when it asserts the DREQ[1:0]# input of the DMA channel. The DMA controller then asserts DACK[1:0]# to indicate that the current local bus transfer is in response to the DREQ[1:0]# input. The DMA controller continues to transfer data until it reaches the transfer count or until DREQ[1:0]# is de-asserted. The minimum transfer size per DREQ[1:0]# input is one Lword (32 bits). This may result in multiple transfers for an 8- or 16-bit bus. Refer to the timing diagrams in Section 8, "Timing Diagrams."

3.6.5 DMA Priority

DMA Channel 0 priority, DMA Channel 1 priority, or rotating priority can be specified in the DMA Arbitration Register.

3.6.6 DMA Arbitration

The PCI 9080 DMA controller releases control of the local bus (de-asserts L_HOLD) when one of the following occurs:

- Its FIFOs are full in a local to PCI transfer
- Its FIFOs are empty in a PCI to local transfer
- The Local Bus Latency Timer expires (if enabled)
- The BREQ input is asserted (BREQ can be enabled or disabled, or gated with a latency timer before the PCI 9080 gives up the local bus)
- A Direct Slave access is pending
- EOT input is received (if enabled)

The DMA controller releases control of the PCI bus when one of the following occurs:

- The FIFOs are full or empty
- When the PCI Latency Timer expires and it loses the PCI grant signal
- It receives a Target Disconnect response

It de-asserts its PCI bus request (REQ#) for a minimum of two PCI clocks.

3.6.6.1 End of Transfer (EOT0# or EOT1#) Input

When asserted, current DMA transfer terminates, regardless of the transfer size. Local transfers will terminate after the current cycle. PCI transfer will terminate immediately if transfer is from PCI to local. If the transfer is from local to PCI, the PCI 9080 finishes transferring all data in the internal FIFO and terminates the DMA transfer

3.6.6.2 Local Latency and Pause Timers

A Local Bus Latency Timer and Local Bus Pause Timer are programmable with the DMA Arbitration Register. If the local latency timer expires, the PCI 9080 completes the current Lword transfer and releases L_HOLD. After its programmable Pause Timer expires, it reasserts L_HOLD. When it receives L_HOLD_A, it continues the transfer. The

PCI bus transfer continues until the FIFO is empty for a local to PCI transfer or until it is full for a PCI to local transfer.

3.7 BREQ INPUT

When the PCI 9080 owns the local bus, both its L_HOLD output and L_HOLD_A input are asserted. When the PCI 9080 samples BREQ asserted during a DMA transfer or a Direct Slave write transfer, it gives up the local bus within two Lword transfers by de-asserting L_HOLD and floating its local bus outputs if BREQ is gated or disabled, or if gating is enabled and the Local Bus Latency Timer expires. The Local Arbiter can now grant the local bus to another local master. After the PCI 9080 samples that its L_HOLD_A is de-asserted and its local pause timer is zero, it re-asserts L_HOLD to request the local bus. When the PCI 9080 receives L_HOLD_A, it drives the bus and continues from where it left off.

3.8 DOORBELL REGISTERS

There are two 32 bit doorbell interrupt/status registers in the PCI 9080. One is assigned to the PCI bus interface and while the other is assigned to the local bus interface.

The local processor can generate a PCI bus interrupt by writing any number other than all zeroes to the PCI to local doorbell register.

A PCI host can generate a local bus interrupt by writing any number other than all zeroes to the local to PCI doorbell register.

3.9 MAILBOX REGISTERS

There are eight 32 bit mailbox registers in the PCI 9080 that can be written to and read from both buses. These registers can be used to pass command and status information directly between local and PCI bus devices.

A local interrupt can be generated, if enabled, when the PCI host writes to one of the first four mailbox registers.

3.10 INTERRUPTS




Figure 3-11. Interrupt and Error Sources

3.10.1 PCI Interrupts (INTA#)

A PCI 9080 PCI Interrupt (INTA#) can be generated by one of the following:

- Local to PCI doorbell register
- Local interrupt input
- Master/target abort status condition
- DMA Ch 0/Ch 1 Done
- DMA Ch 0/Ch 1 Terminal Count reached
- Messaging Outbound Post Queue Not Empty

INTA#, or individual sources of an interrupt, can be enabled or disabled with the PCI 9080 Interrupt Control/Status Register. The Interrupt Control/Status Register also provides interrupt status for each source of the interrupt.

The PCI 9080 PCI bus interrupt is level output. An interrupt can be cleared by disabling an interrupt enable bit or clearing the cause(s) of the interrupt.

3.10.1.1 Local Interrupt Input

Asserting Local bus input pin LINTi# can generate a PCI bus interrupt. The PCI host processor can read the PCI 9080 Interrupt Control/Status Register to determine that an interrupt is pending due to the LINTi# pin being asserted.

The interrupt remains asserted as long as the LINTi# pin is asserted and the Local Interrupt input is enabled. Adapter specific action can be taken by the PCI host processor to cause the local bus to release LINTi#.

3.10.1.2 Master/Target Abort Interrupt

The PCI 9080 sets the master abort or target abort status bit in the PCI configuration register when it detects a master or target abort. These status bits cause PCI INTA# to be asserted if interrupts are enabled.

The interrupt remains asserted as long as the master or target abort bits remain set in the PCI Configuration Status Register and master/target abort interrupt is enabled. Use a PCI Type 0 configuration access or a

local access to clear the master abort and target abort interrupt bits in the PCI Configuration Status Register.

Bits [26:24] of the Interrupt Control/Status Register are latched at the time of a target abort interrupt or a master abort interrupt. They provide information as to who was master when an abort occurred. The PCI 9080 updates these bits whenever an abort occurs.

3.10.2 Local Interrupts (LINTo#)

A PCI 9080 Local Interrupt (LINTo#) can be generated by one of the following:

- The PCI to Local Doorbell/Mailboxes Register access
- A PCI BIST interrupt, the DMA done interrupt
- The DMA terminal count is reached
- The DMA abort interrupt or messaging outbound post queue not empty

LINTo#, or individual sources of an interrupt, can be enabled or disabled with the PCI 9080 Interrupt Control/Status Register. The Interrupt Control/Status Register also provides interrupt status for each source of the interrupt.

The PCI 9080 local interrupt is a level output. An interrupt can be cleared by disabling the interrupt enable bit of a source or by clearing the cause of an interrupt.

3.10.2.1 Local to PCI Doorbell Interrupt

A local bus master can generate a PCI bus interrupt by writing to the Local to PCI Doorbell Register. The PCI host processor can then read the PCI 9080 Interrupt Control/Status Register to determine that a doorbell interrupt is pending. It can then read the PCI 9080 Local to PCI Doorbell Register.

Each bit in the Local to PCI Doorbell register is individually controlled. Bits in the Doorbell Register can only be set by the local side. From the local side, writing a 1 to any bit position sets that bit and writing a 0 to a bit position has no effect. Bits in the Local to PCI Doorbell Register can only be cleared from the PCI side. From the PCI side, writing a 1 to any bit position clears that bit and writing a 0 to a bit position has no effect.

The interrupt remains asserted as long as any of the Local to PCI Doorbell Register bits are set and the PCI Doorbell interrupt is enabled.

To prevent race conditions when the PCI bus is accessing the Doorbell Register (or any configuration

register), the PCI 9080 automatically de-asserts READYo# to prevent local bus accesses.

3.10.2.2 PCI to Local Doorbell Interrupt

A PCI bus master can generate a local bus interrupt by writing to the PCI to Local Doorbell Register. The Local processor can then read the PCI 9080 Interrupt Control/Status Register to determine that a doorbell interrupt is pending. It can then read the PCI 9080 PCI to Local Doorbell Register.

Each bit in the PCI to Local Doorbell register is individually controlled. Bits in the Doorbell Register can only be set by the PCI side. From the PCI side, writing a 1 to any bit position sets that bit and writing a 0 to a bit position has no effect. Bits in the PCI to Local Doorbell Register can only be cleared from the local side. From the local side, writing a 1 to any bit position clears that bit and writing a 0 to a bit position has no effect.

Note: If the local side cannot clear the Doorbell Interrupt, do not use the PCI to Local Doorbell Register.

The interrupt remains asserted as long any of the PCI to Local Doorbell Register bits are set and the Local Doorbell interrupt is enabled.

To prevent race conditions when the local bus is accessing the Doorbell Register (or any configuration register), the PCI 9080 automatically issues a RETRY to the PCI bus.

3.10.2.3 Built In Self Test Interrupt (BIST)

A PCI bus master can generate a local bus interrupt by performing a PCI Type 0 configuration write to a bit in the PCI BIST register. The local processor can then read the PCI 9080 Interrupt Control/Status Register to determine that a BIST interrupt is pending.

The interrupt remains asserted as long as the bit is set and the BIST interrupt is enabled. The local bus then resets the bit when BIST is complete. PCI Host software may fail the device if the bit is not reset after 2 seconds.

Note: The PCI 9080 does not have internal BIST.

3.10.2.4 DMA Channel 0/1 Interrupts

A DMA channel can generate a PCI or local bus interrupt when done (transfer complete) or after a transfer is complete for a descriptor in chaining mode. A bit in the DMA mode register determines whether to generate a PCI or local interrupt. The local or PCI processor can then read the PCI 9080 Interrupt Control/Status Register to determine whether a DMA

channel interrupt is pending. A Done Status Bit in the Control/Status Register can be used to determine whether the interrupt is

- A done interrupt
- The result of a transfer for a descriptor in a chain that is not yet complete

The Mode Register of a channel enables a done interrupt. In chaining mode, a bit in the Next Descriptor Pointer Register of the channel (loaded from local memory) specifies whether to generate an interrupt at the end of the transfer for the current descriptor.

A DMA channel interrupt is cleared by writing a 1 to the Clear Interrupt bit in the DMA Command/Status Register.

3.10.3 PCI SERR# (PCI NMI)

The PCI 9080 generates an SERR# pulse if parity checking is enabled in the PCI Command Register and it detects an address parity error or the Generate SERR# Bit in the Interrupt Control/Status Register is 0 and a 1 is written.

The SERR# output can be enabled or disabled with the PCI Command Register.

3.10.4 Local LSERR# (Local NMI)

The LSERR# interrupt output is asserted if the PCI bus Target Abort or Master Abort status bit is set in the PCI Status Configuration Register, a parity error status bit is set in the PCI Status Configuration Register, or the messaging outbound free queue overflows.

If parity error checking is enabled in the PCI Command Register, the PCI 9080 sets the Master Detected Parity Error Status bit in the PCI Status Register if it detects one of the following:

- A parity error during a PCI 9080 master read
- The PCI bus signal PERR# being asserted during a PCI 9080 master write

The PCI 9080 sets a parity error bit in the PCI Status Register if it detects a data parity error during a PCI 9080 master read, a data parity error during a slave write access to the PCI 9080 or an address parity error.

The PCI 9080 Interrupt Control/Status Register can be used to individually enable or disable LSERR# for an abort or parity error. LSERR# is a level output that remains asserted as long as the Abort or Parity Error Status bits are set.

3.11 I₂O COMPATIBLE MESSAGE UNIT

The Messaging Unit supplies two paths for messages, two inbound FIFOs to receive messages from the primary PCI bus and two outbound FIFOs to pass messages to the primary PCI bus. Refer to the *I₂O Architecture Specification v1.5* for details.

Figure 3-12 and Figure 3-13 illustrate information about the I₂O architecture.




Figure 3-12. I₂O System Architecture




Figure 3-13. I₂O Software Architecture

3.11.1 Inbound Messages

Inbound messages reside in a pool of message frames (minimum 64-byte frames) allocated in shared local bus (IOP) memory. The inbound message queue is comprised of a pair of rotating FIFOs implemented in local memory. The Inbound Free List FIFO holds the message frame addresses (MFA) of available message frames in local memory. The Inbound Post List FIFO holds the MFA of all currently-posted messages.

The inbound circular FIFOs are accessed by external PCI agents through the Inbound Queue Port location in the PCI address space. The Inbound Queue Port, when

read by an external PCI agent, returns the Inbound Free List FIFO MFA. An external PCI agent places a message frame into the Inbound Post List FIFO by writing its MFA to the inbound queue port location.

3.11.2 Outbound Messages

Outbound messages reside in a pool of message frames (minimum 64-byte frames) allocated in shared PCI bus (Host System) memory. The outbound message queue is comprised of a pair of rotating FIFOs implemented in local memory. The Outbound Free List FIFO holds the message frame addresses (MFA) of available message frames in system memory. The Outbound Post List FIFO holds the MFA of all currently posted messages.

The outbound circular FIFOs are accessed by external PCI agents through the Outbound Queue Port location in the PCI address space. The Outbound Queue Port, when read by an external PCI agent, returns the Outbound Post List FIFO MFA. An external PCI agent places free message frames into the Outbound Free List FIFO by writing the free MFA into the Outbound Queue Port location.

Memory for the circular FIFOs themselves must be allocated in local (IOP) memory. The queues base address is contained in the Queue Base Address Register (QBAR). Each FIFO entry is a 32 bit data value. Each read and write of the queue must be a single 32-bit access.

The circular FIFOs range in size from 4K entries to 64K entries. All four FIFOs must be the same size and contiguous. Therefore, the total amount of local memory needed for circular FIFOs ranges from 64 KB to 1 MB. FIFO size is specified in the Messaging Queue Configuration Register (MQCR).

The starting address of each FIFO is based on the Queue base Address and the FIFO Size, as listed in Table 3-4.

Table 3-4. Queue Starting Address

FIFO	Starting Address
Inbound Free List	QBAR
Inbound Post List	QBAR + (1 * FIFO Size)
Outbound Post List	QBAR + (2 * FIFO Size)
Outbound Free List	QBAR + (3 * FIFO Size)

3.11.3 I₂O Pointer Management

The FIFOs always reside in shared local (IOP) memory and are allocated and initialized by the IOP. Before enabling I₂O (MQCR register bit 0 set to 1) the local

processor must initialize the Inbound Post and Free Head Pointer Registers, the Inbound Post and Free Tail Pointer Registers, the Outbound Post and Free Head Pointer Registers, and the Outbound Post and Free Tail Pointer Registers with the initial offset according to the FIFO size configured. The Messaging Unit will automatically add the Queue Base Address to the offset in each head and tail pointer register. The software can then enable I₂O. After initialization, the local software should not write to the pointers managed by the MU hardware.

The empty flags are set if the queues are disabled (MQCR bit 0 = 0) and the head and tail pointers are equal. This occurs independently of how the head and tail pointers are set.

An empty flag is cleared, signifying not empty, only if the queues are enabled and the pointers become not equal.

If an empty flag is cleared and the queues are enabled, the empty flag will only be set if the tail pointer is incremented and the head and tail pointers become equal.

Full flags are always cleared when the queues are disabled or the head and tail pointers are not equal.

A full flag is set when the queues are enabled, the head pointer is incremented, and the head and tail pointers become equal.

Each circular FIFO has a head pointer and a tail pointer, which are offsets from the Queue Base Address. Writes to a FIFO occur at the head of the FIFO and reads occur from the tail. The head and tail pointers are incremented by either the local processor or the MU hardware. The unit that writes to the FIFO also maintains the pointer. The pointers are incremented after the FIFO access. Both pointers wrap around to the first address of the circular FIFO when they reach the FIFO size, so that the head and tail pointers “chase” each other around and around in the circular FIFO. The MU will wrap the pointers automatically for the pointers that it maintains. IOP software must wrap the pointers that it maintains. Whenever they are equal, the FIFO is empty. To prevent overflow conditions, I₂O specifies that the number of message frames allocated should be less than or equal to the number of entries in a FIFO. (Refer to Figure 3-14 for additional information.)

Each inbound MFA is specified by I₂O as the offset from the start of shared local (IOP) memory region 0 to the start of the message frame. Each outbound MFA is specified as the offset from Host memory location 0x00000000h to the start of the message frame in shared Host memory. Since the MFA is an actual address, the message frames themselves do not need

to be contiguous. The IOP allocates and initializes inbound message frames in shared IOP memory using any suitable memory allocation technique. The Host allocates and initializes outbound message frames in shared Host memory using any suitable memory allocation technique. Message frames are a minimum of 64 bytes in length.

I₂O uses a “push” (write preferred) memory model. That means that the IOP will write messages and data to the shared Host memory, and the Host will write messages and data to shared IOP memory. Software should make use of burst and DMA transfers whenever possible to ensure efficient use of the PCI bus for message passing.

Additional information on message passing implementation may be found in the *I₂O Architecture Specification v1.5*.

3.11.4 Inbound Free List FIFO

The local processor allocates inbound message frames in its shared memory and can place the address of a

free (available) message frame into the Inbound Free List FIFO by writing its MFA into the FIFO location pointed to by the Queue Base Register + Inbound Free Head Pointer Register. The local processor must then increment the Inbound Free Head Pointer Register.

A PCI master (Host or another IOP) can obtain the MFA of a free message frame by reading the Inbound Queue Port Address (40h of the first PCI Memory Base Address Register). If the FIFO is empty (no free inbound message frames are currently available, head and tail pointers are equal), the MU returns a value of -1 (FFFFFFFFh). If the FIFO is not empty (head and tail pointers are not equal), the MU reads the MFA pointed to by the Queue Base Register + Inbound Free Tail Pointer Register, returns its value and increments the Inbound Free Tail Pointer Register. If the Inbound Free Queue is not empty, and queue prefetching is enabled (QSR Register bit 3), then the next entry in the FIFO will be read from the local bus into a prefetch register. The data for the next PCI read from this queue will then be provided by the prefetch register, thus reducing the number of PCI wait states..




Figure 3-14. Circular FIFO Operation

3.11.5 Inbound Post List FIFO

A PCI master (Host or another IOP) can write a message into an available message frame in shared local (IOP) memory. It can then post that message by writing the message frame address (MFA) to the Inbound Queue Port Address (40h of the first PCI Memory Base Address Register). When the port is written, the MU writes the MFA to the Inbound Post List FIFO location pointed to by the Queue Base Register + FIFO Size + Inbound Post Head Pointer Register. After the MU writes the MFA to the Inbound Post List FIFO, it increments the Inbound Post Head Pointer Register.

The Inbound Post Tail Pointer Register points to the Inbound Post List FIFO location which holds the MFA of the oldest posted message. The tail pointer is maintained by the local processor. After a local processor reads the oldest MFA, it can remove the MFA from the Inbound Post List FIFO by incrementing the Inbound Post Tail Pointer Register.

The PCI 9080 generates a local Interrupt when the Inbound Post List FIFO is not empty. The Inbound Post List FIFO Interrupt bit in the Queue Status/Control Register (QSR) indicates interrupt status. The interrupt clears when the Inbound Post List FIFO is empty. The interrupt can be masked by the Inbound Post List FIFO Interrupt Mask Bit.

To prevent race conditions from the time the PCI write transaction is received until the data is written in local memory and the Inbound Post Head Pointer Register is incremented, any PCI direct slave access to the PCI 9080 is issued a RETRY.

3.11.6 Outbound Post List FIFO

A local master (IOP) can write a message into an available message frame in shared Host memory. It can then post that message by writing the message frame address (MFA) to the Outbound Post List FIFO location pointed to by the Queue Base Register + Outbound Post Head Pointer Register + (2 * FIFO Size). The local processor should then increment the Outbound Post Head Pointer Register.

A PCI master can obtain the MFA of the oldest posted message by reading the Outbound Queue Port Address (44h of the first PCI Memory Base Address Register). If the FIFO is empty (no more outbound messages are posted, head and tail pointers are equal), the MU returns a value of -1 (FFFFFFFFh). If the Outbound Post List FIFO is not empty (head and tail pointers are not equal), the MU reads the MFA pointed to by the Queue Base Register + (2 * FIFO Size) + outbound Post Tail Pointer

Register, returns its value and increments the Outbound Post Tail Pointer Register.

The PCI 9080 generates a PCI Interrupt when the Outbound Post Head Pointer Register is not equal to the Outbound Post Tail Pointer Register. The Outbound Post List FIFO Interrupt bit of the Outbound Post List FIFO Interrupt Status (OPLFIS) Register indicates interrupt status. When the pointers become equal, both the interrupt and the Outbound Post List FIFO interrupt bit are automatically cleared. The pointers become equal when a PCI master (Host or another IOP) reads enough FIFO entries to empty the FIFO. The interrupt can be masked by the Outbound Post List FIFO Interrupt Mask (OPLFIM) Register).

3.11.7 Outbound Free List FIFO

A PCI master (Host or another IOP) allocates outbound message frames in its shared memory and can place the address of a free (available) message frame into the Outbound Free List FIFO by writing the message frame address (MFA) to the Outbound Queue Port Address (44h of the first PCI Memory Base Address Register). When the port is written, the MU writes the MFA to the Outbound Free List FIFO location pointed to by the Queue Base Register + (3 * FIFO Size) + Outbound Free Head Pointer Register. After the MU writes the MFA to the Outbound Free List FIFO, it increments the Outbound Free Head Pointer Register.

When the IOP needs a free outbound message frame, it must first check whether there are any free frames available. If the Outbound Free List FIFO is empty (outbound free head and tail pointers are equal), the IOP must wait for the Host to place additional outbound free message frames in the Outbound Free List FIFO. If the Outbound Free List FIFO is not empty (head and tail pointers are not equal), the IOP can obtain the MFA of the oldest free outbound message frame by reading the location pointed to by the Queue Base Register + (3 * FIFO Size) + Outbound Free Tail Pointer Register. After the IOP reads the MFA, it must increment the Outbound Free Tail Pointer Register. To prevent overflow conditions, I₂O specifies that the number of message frames allocated should be less than or equal to the number of entries in a FIFO. The MU will also check for overflows of the Outbound Free List FIFO. When the head pointer is incremented and becomes equal to the tail pointer, the Outbound Free List FIFO is full, and the MU generates a local LSERR (NMI)

interrupt. The interrupt is recorded in the Queue Status Control (QSR) Register.

From the time that the PCI write transaction is received until the data is written into local memory and the

Outbound Free Head Pointer Register is incremented, any PCI direct slave access to the PCI 9080 is issued a RETRY.

Table 3-5. Circular FIFO Summary

FIFO Name	PCI Port	Generate PCI Interrupt?	Generate Local Interrupt	Head Pointer Maintained by	Tail Pointer Maintained by
Inbound Free List FIFO	Inbound Queue Port (Host read)	No	No	Local processor	MU hardware
Inbound Post List FIFO	Inbound Queue Port (Host write)	No	Yes, when Port is written	MU hardware	Local processor
Outbound Post List FIFO	Outbound Queue Port (Host read)	Yes, when FIFO is not empty	No	Local processor	MU hardware
Outbound Free List FIFO	Outbound Queue Port (Host write)	No	Yes, (LSERR) when FIFO full	MU hardware	Local processor

4. REGISTERS

4.1 NEW REGISTER DEFINITIONS SUMMARY

Refer to the descriptions in the following sections for a full explanation.

Table 4-1. New Registers Definitions Summary

PCI Offset	Local Offset	Register	Bits	Description
08h or ACh	88h or 12Ch	LARBR	23	Add PCIREQMODE output.
			28	Cached read mode.
18h	98h	LBRD0	15	Single read mode removed.
28h	A8h	DMPBAM	10	Extend almost full flag to five bits (fifth bit not contiguous).
			11	Add CDMPFLIMIT output; do not prefetch past 4 K boundary for DM.
			12, 3	Direct master read prefetch size control.
			13	I/O Remap select.
			15:14	Direct master write delay.
30h	B0h	OPLFIS	all	New outbound post list FIFO interrupt status register.
34h	B4h	OPLFIM	all	New outbound post List FIFO interrupt mask register.
40h	N/A	IQP	all	New inbound queue port register.
44h	N/A	OQP	all	New outbound queue port register.
68h	E8h	INTCSR	4	Move DMA0INTSEL output to DMAMODE0. Change to reserved.
			5	Move DMA1INTSEL output to DMAMODE1. Change to reserved.
			3	Mailbox interrupt enable on SD, not on 9060.
			31:28	Mailbox interrupts on SD, not on 9060.
80h	100h	DMAMODE0	16	Clear byte count in chaining descriptor.
			17	Add C0_INTSEL output. 0=local int., 1=PCI int.
94h	114h	DMAMODE1	16	Clear byte count in chaining descriptor.
			17	Add C1_INTSEL output. 0=local int., 1=PCI int.
C0h	140h	MQCR	all	New messaging queue configuration register.
C4h	144h	QBAR	all	New queue base address register.
C8h	148h	IFHPR	all	New inbound free head pointer.
CCh	14Ch	IFTPR	all	New inbound free tail pointer.
D0h	150h	IPHPR	all	New inbound post head pointer.
D4h	154h	IPTPR	all	New inbound post tail pointer.
D8h	158h	OFHPR	all	New outbound free head pointer.
DCh	15Ch	OFTPR	all	New outbound free tail pointer.
E0h	160h	OPHPR	all	New outbound post head pointer.
E4h	164h	OPTPR	all	New outbound post tail pointer.
E8h	168h	QSR	all	New I ₂ O queue status register.
F0h	170h	LAS1RR	all	New Local Address Space 1 Range Register for PCI to local.
F4h	174h	LAS1BA	all	New Local Address Space 1 Local Base Address (Remap).
F8h	178h	LBRD1	all	New Local Address Space 1 Bus Region Descriptor.

4.1.1 Register Differences between PCI 9080 and PCI 9060, PCI 9060ES, and PCI 9060SD

Table 4-2. Register Differences between PCI 9080 and PCI 9060

Register	PCI/Local Offset	Bits	Description
PCIIDR	00/00	31:16	Default changed from 9060 to 9080
PCICR	04/04	4	Memory Write and Invalidate now supported
PCISR	06/06	6	User definable bit added
PCICLSR	0C/0C	7:0	Cache line size is now used for Memory Write and Invalidate
PCIBAR0	10/10	8:6	Register Bank size changed from 128 to 256
PCIBAR1	14/14	8:6	Register Bank size changed from 128 to 256
PCIBAR3	1C/1C	31:0	Base address register for local address space 1
PCISVID	2C/2C	15:0	Subsystem Vendor ID register
PCISID	2E/2E	15:0	Subsystem ID register
LARBR	08, AC/88, 12C	31:0	Local/DMA Arbitration Register now accessible from PCI bus
LARBR	08, AC/88, 12C	21	Local Bus Direct Slave Give up bus mode
LARBR	08, AC/88, 12C	22	Direct Slave Lock Enable
LARBR	08, AC/88, 12C	23	PCI Request Mode
LARBR	08, AC/88, 12C	24	PCI Rev 2.1 Mode
LARBR	08, AC/88, 12C	25	PCI Read/No Write Mode
LARBR	08, AC/88, 12C	26	PCI Read with Write Flush Mode
LARBR	08, AC/88, 12C	27	Get the Local Bus Latency Timer with BREQ
LARBR	08, AC/88, 12C	28	PCI Read/No Flush Mode
BIGEND	0C/8C	7:0	Big/Little Endian Descriptor Register
EROMBA	14/94	5	BREQo Timer Resolution control
LBRD0	18/98	1:0	Local bus width now programmable in S mode
LBRD0	18/98	10	Read Prefetch Count Enable
LBRD0	18/98	14:11	Read Prefetch Count
LBRD0	18/98	17:16	Local bus width now programmable in S mode
LBRD0	18/98	25	Extra long EEPROM load bit
DMPBAM	28/A8	12, 3	Direct Master Read Prefetch Size Control
DMPBAM	28/A8	10, 8:5	Programmable Almost Full Flag increased by two bits
DMPBAM	28/A8	11	Direct Master Prefetch Limit
DMPBAM	28/A8	13	I/O Remap select
DMPBAM	28/A8	15:14	Direct Master Write Delay
LAS1RR	F0/170	31:0	Local Address Space 1 Range Register
LAS1BA	F4/174	31:0	Local Address Space 1 Local Base Address Register (Remap)
LBRD1	F8/178	31:0	Local Address Space 1 Bus Region Descriptor Register
MBOX0	40, 78/C0	31:0	MBOX0 moved to PCI address 78 when Messaging Queue is enabled
MBOX1	44, 7C/C4	31:0	MBOX1 moved to PCI address 7C when Messaging Queue is enabled

Table 4-2. Register Differences between PCI 9080 and PCI 9060 (continued)

Register	PCI/Local Offset	Bits	Description
INTCSR	68/E8	3	Mailbox Interrupt Enable
INTCSR	68/E8	28	Mailbox 0 Interrupt Status
INTCSR	68/E8	29	Mailbox 1 Interrupt Status
INTCSR	68/E8	30	Mailbox 2 Interrupt Status
INTCSR	68/E8	31	Mailbox 3 Interrupt Status
PCIHIDR	70/F0	31:0	PCI Permanent Configuration ID Register
PCIHREV	74/F4	7:0	PCI Permanent Revision ID Register
DMAMODE0	80/100	13	Write and Invalidate Mode for DMA Channel 0 transfers
DMAMODE0	80/100	13	DMA Write and Invalidate Mode
DMAMODE0	80/100	14	DMA EOT (End of Transfer) Input Pin Enable
DMAMODE0	80/100	15	DMA Stop Data Transfer Mode
DMAMODE0	80/100	16	DMA Clear Count Mode
DMAMODE0	80/100	17	DMA Interrupt Select
DMADPR0	90/110	0	DMA Descriptor Location Selector (PCI or Local)
DMAMODE1	94/114	13	DMA Write and Invalidate Mode
DMAMODE1	94/114	14	DMA EOT (End of Transfer) Input Pin Enable
DMAMODE1	94/114	15	DMA Stop Data Transfer Mode
DMAMODE1	94/114	16	DMA Clear Count Mode
DMAMODE1	94/114	17	DMA Interrupt Select
DMADPR1	A4/124	0	DMA Descriptor Location Selector (PCI or Local)
DMACSR0	A8/128	4	DMA Channel 0 Done
DMACSR1	A9/129	4	DMA Channel 1 Done
DMATHR	B0/130	15:0	Changed thresholds to accommodate 32 word write FIFOs
OPQIS	30/B0	31:0	Outbound Post Queue Interrupt Status Register
OPQIM	34/B4	31:0	Outbound Post Queue Interrupt Mask Register
IQP	40	31:0	Inbound Queue Port
OQP	44	31:0	Outbound Queue Port
MQCR	C0/140	31:0	Messaging Queue Configuration Register
QBAR	C4/144	31:0	Queue Base Address Register
IFHPR	C8/148	31:0	Inbound Free Head Pointer Register
IFTPR	CC/14C	31:0	Inbound Free Tail Pointer Register
IPHPR	D0/150	31:0	Inbound Post Head Pointer Register
IPTPR	D4/154	31:0	Inbound Post Tail Pointer Register
OFHPR	D8/158	31:0	Outbound Free Head Pointer Register
OFTPR	DC/15C	31:0	Outbound Free Tail Pointer Register
OFHPR	E0/160	31:0	Outbound Post Head Pointer Register
OPTPR	E4/164	31:0	Outbound Post Tail Pointer Register
QSR	E8/168	7:0	Queue Status/Control Register

Table 4-3. Register Differences between PCI 9080 and PCI 9060ES

Register	PCI/Local Offset	Bits	Description
PCIIDR	00/00	31:16	Default changed from 906E to 9080
PCISR	06/06	6	User definable bit added
PCICLSR	0C/0C	7:0	Cache line size is now used for Memory Write and Invalidate
PCIBAR0	10/10	8:6	Register Bank size changed from 128 to 256
PCIBAR1	14/14	8:6	Register Bank size changed from 128 to 256
PCIBAR3	1C/1C	31:0	Base address register for local address space 1
PCISVID	2C/2C	15:0	Subsystem Vendor ID register
PCISID	2E/2E	15:0	Subsystem ID register
LARBR	08, AC/88, 12C	20:19	DMA Channel Priority
LARBR	08, AC/88, 12C	23	PCI Request Mode
LARBR	08, AC/88, 12C	25	PCI Read/No Write Mode
LARBR	08, AC/88, 12C	26	PCI Read with Write Flush Mode
LARBR	08, AC/88, 12C	27	Get the Local Bus Latency Timer with BREQ
LARBR	08, AC/88, 12C	28	PCI Read/No Flush Mode
BIGEND	0C/8C	5	Direct Slave Big Endian Mode
BIGEND	0C/8C	6	DMA Channel 1 Big Endian Mode
BIGEND	0C/8C	7	DMA Channel 0 Big Endian Mode
EROMBA	14/94	5	BREQo Timer Resolution control
LBRD0	18/98	1:0	Local bus width now programmable in S mode
LBRD0	18/98	15	Single Read Access Mode removed
LBRD0	18/98	17:16	Local bus width now programmable in S mode
LBRD0	18/98	25	Extra long EEPROM load bit
DMPBAM	28/A8	12, 3	Direct Master Read Prefetch Size Control
DMPBAM	28/A8	10, 8:5	Programmable Almost Full Flag increased by one bit
DMPBAM	28/A8	11	Direct Master Prefetch Limit
DMPBAM	28/A8	13	I/O Remap select
DMPBAM	28/A8	15:14	Direct Master Write Delay
LAS1RR	F0/170	31:0	Local Address Space 1 Range Register
LAS1BA	F4/174	31:0	Local Address Space 1 Local Base Address Register (Remap)
LBRD1	F8/178	31:0	Local Address Space 1 Bus Region Descriptor Register
MBOX0	40, 78/C0	31:0	MBOX0 moved to PCI address 78 when Messaging Queue is enabled
MBOX1	44, 7C/C4	31:0	MBOX1 moved to PCI address 7C when Messaging Queue is enabled
MBOX4	50/D0	31:0	MBOX4 added
MBOX5	54/D4	31:0	MBOX5 added
MBOX6	58/D8	31:0	MBOX6 added
MBOX7	5C/DC	31:0	MBOX7 added
P2LDBELL	60/E0	31:8	24 more doorbell bits added to PCI to local doorbell register
L2PDBELL	64/E4	31:8	24 more doorbell bits added to local to PCI doorbell register
INTCSR	68/E8	3	Mailbox Interrupt Enable

Table 4-3. Register Differences between PCI 9080 and PCI 9060ES (continued)

Register	PCI/Local Offset	Bits	Description
INTCSR	68/E8	18	DMA Channel 0 interrupt enable
INTCSR	68/E8	19	DMA Channel 1 interrupt enable
INTCSR	68/E8	21	DMA Channel 0 interrupt status
INTCSR	68/E8	22	DMA Channel 1 interrupt status
INTCSR	68/E8	25	DMA Channel 0 active during abort
INTCSR	68/E8	26	DMA Channel 1 active during abort
INTCSR	68/E8	28	Mailbox 0 Interrupt Status
INTCSR	68/E8	29	Mailbox 1 Interrupt Status
INTCSR	68/E8	30	Mailbox 2 Interrupt Status
INTCSR	68/E8	31	Mailbox 3 Interrupt Status
CNTRL	6C/EC	3:0	Read command for DMA
CNTRL	6C/EC	7:4	Write command for DMA
PCIHREV	74/F4	7:0	PCI Permanent Revision ID Register
DMAMODE0	80/100	31:0	DMA Channel 0 Mode Register
DMAADR0	84/104	31:0	DMA Channel 0 PCI Address Register
DMALADR0	88/108	31:0	DMA Channel 0 Local Address Register
DMASIZ0	8C/10C	31:0	DMA Channel 0 Size Register
DMADPR0	90/110	31:0	DMA Channel 0 Descriptor Pointer Register
DMAMODE1	94/114	31:0	DMA Channel 1 Mode Register
DMAADR1	98/108	31:0	DMA Channel 1 PCI address Register
DMALADR1	9C/11C	31:0	DMA Channel 1 Local address Register
DMASIZ1	A0/120	31:0	DMA Channel 1 Size Register
DMADPR1	A4/124	31:0	DMA Channel 1 Descriptor Pointer Register
DMACSR0	A8/128	7:0	DMA Channel 0 Command/Status
DMACSR1	A9/129	7:0	DMA Channel 1 Command/Status
DMATHR	B0/130	31:0	DMA Threshold Register
OPQIS	30/B0	31:0	Outbound Post Queue Interrupt Status Register
OPQIM	34/B4	31:0	Outbound Post Queue Interrupt Mask Register
IQP	40	31:0	Inbound Queue Port
OQP	44	31:0	Outbound Queue Port
MQCR	C0/140	31:0	Messaging Queue Configuration Register
QBAR	C4/144	31:0	Queue Base Address Register
IFHPR	C8/148	31:0	Inbound Free Head Pointer Register
IFTPR	CC/14C	31:0	Inbound Free Tail Pointer Register
IPHPR	D0/150	31:0	Inbound Post Head Pointer Register
IPTPR	D4/154	31:0	Inbound Post Tail Pointer Register
OFHPR	D8/158	31:0	Outbound Free Head Pointer Register
OFTPR	DC/15C	31:0	Outbound Free Tail Pointer Register
OFHPR	E0/160	31:0	Outbound Post Head Pointer Register
OPTPR	E4/164	31:0	Outbound Post Tail Pointer Register
QSR	E8/168	7:0	Queue Status/Control Register

Table 4-4. Register Differences between PCI 9080 and PCI 9060SD

Register	PCI/Local Offset	Bits	Description
PCIIDR	00/00	31:16	Default changed from 906D to 9080
PCISR	06/06	6	User definable bit added
PCIBAR0	10/10	8:6	Register Bank size changed from 128 to 256
PCIBAR1	14/14	8:6	Register Bank size changed from 128 to 256
PCISVID	2C/2C	15:0	Subsystem Vendor ID register
PCISID	2E/2E	15:0	Subsystem ID register
LARBR	08, AC/88, 12C	31:0	Local/DMA Arbitration Register now accessible from PCI bus
LARBR	08, AC/88, 12C	23	PCI Request Mode
LARBR	08, AC/88, 12C	28	PCI Read/No Flush Mode
BIGEND	0C/8C	1	Direct Master Big Endian Mode
BIGEND	0C/8C	7	DMA Channel 0 Big Endian Mode
EROMBA	14/94	3:0	Direct Slave BREQo Delay Clocks
EROMBA	14/94	4	Local Bus BREQo Enable
EROMBA	14/94	5	BREQo Timer Resolution control
LBRD0	18/98	1:0	Local bus width now programmable in S mode
LBRD0	18/98	15	Single Read Access Mode removed
LBRD0	18/98	17:16	Local bus width now programmable in S mode
DMRR	1C/9C	31:16	Local Range Register for Direct Master to PCI
DMLBAM	20/A0	31:0	Local Bus Base Address Register for Direct Master to PCI Memory
DMLBAI	24/A4	31:0	Local Bus Base Address Register for Direct Master to PCI IO/CFG
DMPBAM	28/A8	31:0	PCI Base Address (Remap) Register for Direct Master to PCI Memory
LAS1RR	F0/170	31:0	Local Address Space 1 Range Register was at 30/B0 in PCI 9060SD
LAS1BA	F4/174	31:0	Local Address Space 1 Local Base Address Register (Remap) was at 34/B4 in PCI 9060SD
LBRD1	F8/178	31:0	Local Address Space 1 Bus Region Descriptor Register was at 38/B8 in PCI 9060SD
LBRD1	F8/178	15	Single Read Access Mode removed
MBOX0	40,78/C0	31:0	MBOX0 moved to PCI address 78 when Messaging Queue is enabled
MBOX1	44, 7C/C4	31:0	MBOX1 moved to PCI address 7C when Messaging Queue is enabled
MBOX4	50/D0	31:0	MBOX4 added
MBOX5	54/D4	31:0	MBOX5 added
MBOX6	58/D8	31:0	MBOX6 added
MBOX7	5C/DC	31:0	MBOX7 added
INTCSR	68/E8	18	DMA Channel 0 interrupt enable
INTCSR	68/E8	21	DMA Channel 0 interrupt active
INTCSR	68/E8	24	Direct Master active during abort
INTCSR	68/E8	25	DMA Channel 0 active during abort
PCIHREV	74/F4	7:0	PCI Permanent Revision ID Register

Table 4-4. Register Differences between PCI 9080 and PCI 9060SD (continued)

Register	PCI/Local Offset	Bits	Description
DMAMODE0	80/100	31:0	DMA Channel 0 Mode Register
DMAPADR0	84/104	31:0	DMA Channel 0 PCI Address Register
DMALADR0	88/108	31:0	DMA Channel 0 Local Address Register
DMASIZ0	8C/10C	31:0	DMA Channel 0 Transfer Size Register
DMADPR0	90/110	31:0	DMA Channel 0 Descriptor Pointer Register
DMACSR0	A8/128	7:0	DMA Channel 0 Command/Status Register
DMATHR	B0/130	15:0	DMA Channel 0 Thresholds
OPQIS	30/B0	31:0	Outbound Post Queue Interrupt Status Register
OPQIM	34/B4	31:0	Outbound Post Queue Interrupt Mask Register
IQP	40	31:0	Inbound Queue Port
OQP	44	31:0	Outbound Queue Port
MQCR	C0/140	31:0	Messaging Queue Configuration Register
QBAR	C4/144	31:0	Queue Base Address Register
IFHPR	C8/148	31:0	Inbound Free Head Pointer Register
IFTPR	CC/14C	31:0	Inbound Free Tail Pointer Register
IPHPR	D0/150	31:0	Inbound Post Head Pointer Register
IPTPR	D4/154	31:0	Inbound Post Tail Pointer Register
OFHPR	D8/158	31:0	Outbound Free Head Pointer Register
OFTPR	DC/15C	31:0	Outbound Free Tail Pointer Register
OFHPR	E0/160	31:0	Outbound Post Head Pointer Register
OPTPR	E4/164	31:0	Outbound Post Tail Pointer Register
QSR	E8/168	7:0	Queue Status/Control Register

4.2 REGISTER ADDRESS MAPPING

4.2.1 PCI Configuration Registers

Table 4-5. PCI Configuration Registers

PCI CFG Register Address	Local Access (Offset from Chip Select Address)	To ensure software compatibility with other versions of the PCI 9080 family and to ensure compatibility with future enhancements, write a zero to all unused bits.						PCI/Local Writable	EEPROM Writable
		31	24	23	16	15	8		
00h	00h	Device ID			Vendor ID			Local	Y
04h	04h	Status			Command			Y	N
08h	08h	Class Code				Revision ID		Local	Y
0Ch	0Ch	BIST	Header Type		PCI Latency Timer	Cache Line Size		Y [15:0], Local	N
10h	10h	PCI Base Address 0 for Memory Mapped Configuration Registers						Y	N
14h	14h	PCI Base Address 1 for I/O Mapped Configuration Registers						Y	N
18h	18h	PCI Base Address 2 for Local Address Space 0						Y	N
1Ch	1Ch	PCI Base Address 3 for Local Address Space 1						Y	N
20h	20h	Unused Base Address						N	N
24h	24h	Unused Base Address						N	N
28h	28h	Cardbus CIS Pointer (Not Supported)						N	N
2Ch	2Ch	Subsystem ID			Subsystem Vendor ID			Local	Y
30h	30h	PCI Base Address for Local Expansion ROM						Y	N
34h	34h	Reserved						N	N
38h	38h	Reserved						N	N
3Ch	3Ch	Max_Lat	Min_Gnt		Interrupt Pin		Interrupt Line	Y [7:0], Local	Y

4.2.2 Local Configuration Registers

Table 4-6. Local Configuration Registers

PCI (Offset from Base Address)	Local Access (Offset from Chip Select Address)	To ensure software compatibility with other versions of the PCI 9080 family and to ensure compatibility with future enhancements, write a zero to all unused bits. 31 0	PCI/Local Writable	EEPROM Writable
00h	80h	Range for PCI to Local Address Space 0	Y	Y
04h	84h	Local Base Address (Remap) for PCI to Local Address Space 0	Y	Y
08h	88h	Local/DMA Arbitration Register	Y	Y
0Ch	8Ch	Big/Little Endian Descriptor Register	Y	Y
10h	90h	Range for PCI to Local Expansion ROM	Y	Y
14h	94h	Local Base Address (Remap) for PCI to Local Expansion ROM and BREQo control	Y	Y
18h	98h	Local Bus Region Descriptors (Space 0 and Expansion ROM) for PCI to Local Accesses	Y	Y
1Ch	9Ch	Range for Direct Master to PCI	Y	Y
20h	A0h	Local Base Address for Direct Master to PCI Memory	Y	Y
24h	A4h	Local Base Address for Direct Master to PCI IO/CFG	Y	Y
28h	A8h	PCI Base Address (Remap) for Direct Master to PCI	Y	Y
2Ch	ACh	PCI Configuration Address Register for Direct Master to PCI IO/CFG	Y	Y
F0h	170h	Range for PCI to Local Address Space 1	Y	Y
F4h	174h	Local Base Address (Remap) for PCI to Local Address Space 1	Y	Y
F8h	178h	Local Bus Region Descriptor (Space 1) for PCI to Local Accesses	Y	Y

4.2.3 Runtime Registers

Table 4-7. Runtime Registers

PCI (Offset from Base Address)	Local Access (Offset from Chip Select Address)	To ensure software compatibility with other versions of the PCI 9080 family and to ensure compatibility with future enhancements, write a zero to all unused bits.		PCI/Local Writable	EEPROM Writable
		31	0		
40h	C0h	Mailbox Register 0 ¹		Y	Y
44h	C4h	Mailbox Register 1 ¹		Y	Y
48h	C8h	Mailbox Register 2		Y	N
4Ch	CCh	Mailbox Register 3		Y	N
50h	D0h	Mailbox Register 4		Y	N
54h	D4h	Mailbox Register 5		Y	N
58h	D8h	Mailbox Register 6		Y	N
5Ch	DCh	Mailbox Register 7		Y	N
60h	E0h	PCI to Local Doorbell Register		Y	N
64h	E4h	Local to PCI Doorbell Register		Y	N
68h	E8h	Interrupt Control / Status		Y	N
6Ch	ECh	EEPROM Control, PCI Command Codes, User I/O Control, Init Control		Y	N
70h	F0h	Device ID	Vendor ID	N	N
74h	F4h	Unused	Revision ID	N	N
78h	C0h	Mailbox Register 0 ¹		Y	N
7Ch	C4h	Mailbox Register 1 ¹		Y	N

Note: Mailbox registers 0 and 1 are always accessible at addresses 78h/C0h and 7Ch/C4. When the I₂O feature is disabled (bit 0 of QSR register = 0), mailbox registers 0 and 1 are also accessible at PCI addresses 40h and 44h for PCI 9060 compatibility. When the I₂O feature is enabled, the Inbound and Outbound Queue pointers are accessed at addresses 40 and 44, replacing the mailbox registers in the PCI address space.

4.2.4 DMA Registers

Table 4-8. DMA Registers

PCI (Offset from Base Address)	Local Access (Offset from Chip Select Address)	To ensure software compatibility with other versions of the PCI 9080 family and to ensure compatibility with future enhancements, write a zero to all unused bits.		PCI/Local Writable	EEPROM Writable
		31	0		
80h	100h	DMA Ch 0 Mode		Y	N
84h	104h	DMA Ch 0 PCI Address		Y	N
88h	108h	DMA Ch 0 Local Address		Y	N
8Ch	10Ch	DMA Ch 0 Transfer Byte Count		Y	N
90h	110h	DMA Ch 0 Descriptor Pointer		Y	N
94h	114h	DMA Ch 1 Mode		Y	N
98h	118h	DMA Ch 1 PCI Address		Y	N
9Ch	11Ch	DMA Ch 1 Local Address		Y	N
A0h	120h	DMA Ch 1 Transfer Byte Count		Y	N
A4h	124h	DMA Ch 1 Descriptor Pointer		Y	N
A8h	128h	Reserved	DMA Channel 1 Command/Status Register	Y	N
			DMA Channel 0 Command/Status Register		
ACh	12Ch	Local/DMA Arbitration Register		Y	N
B0h	130h	DMA Threshold Register		Y	N

4.2.5 Messaging Queue Registers

Table 4-9. Messaging Queue Registers

PCI (Offset from Base Address)	Local Access (Offset from Chip Select Address)	To ensure software compatibility with other versions of the PCI 9080 family and to ensure compatibility with future enhancements, write a zero to all unused bits.		PCI/Local Writable	EEPROM Writable
		31	0		
30h	B0h	Outbound Post Queue Interrupt Status		N	N
34h	B4h	Outbound Post Queue Interrupt Mask		Y	N
40h	—	Inbound Queue Port		PCI	N
44h	—	Outbound Queue Port		PCI	N
C0h	140h	Messaging Unit Configuration Register		Y	N
C4h	144h	Queue Base Address Register		Y	N
C8h	148h	Inbound Free Head Pointer Register		Y	N
CCh	14Ch	Inbound Free Tail Pointer Register		Y	N
D0h	150h	Inbound Post Head Pointer Register		Y	N
D4h	154h	Inbound Post Tail Pointer Register		Y	N
D8h	158h	Outbound Free Head Pointer Register		Y	N
DCh	15Ch	Outbound Free Tail Pointer Register		Y	N
E0h	160h	Outbound Post Head Pointer Register		Y	N
E4h	164h	Outbound Post Tail Pointer Register		Y	N
E8h	168h	Queue Status/Control Register		Y	N

Note 1: When I₂O messaging is enabled (bit 0 of QSR register = 1), a PCI Master (Host or another IOP) uses the Inbound Queue Port to read MFAs from the Inbound Free List FIFO and to write MFAs to the Inbound Post List FIFO. It uses the Outbound Queue Port to read MFAs from the Outbound Post List FIFO and to write MFAs to the Outbound Free List FIFO.

Note 2: Each Inbound Message Frame Address (MFA) is specified by I₂O as the offset from the PCI Base Address 0 (programmed in register PCIBAR0 at offset 10H) to the start of the message frame. This means that all inbound message frames should reside in PCI Base Address 0 memory space.

Note 3: Each Outbound Message Frame Address (MFA) is specified by I₂O as the offset from system address 0x00000000h. So the Outbound MFA is the physical 32 bit address of the frame in shared PCI system memory.

Note 4: The Inbound and Outbound Queues may reside in Local Address Space 0 or 1 by programming the QSR register. They do not need to be in shared memory.

4.3 PCI CONFIGURATION REGISTERS

All registers may be written to or read from in byte, word or long word accesses.

4.3.1 (PCIIDR; PCI:00h, LOC:00h) PCI Configuration ID Register

Table 4-10. (PCIIDR; PCI:00h, LOC:00h) PCI Configuration ID Register

Field	Description	Read	Write	Value after Reset
15:0	Vendor ID. Identifies the manufacturer of the device. Defaults to the PCI SIG issued vendor ID of PLX (10B5h) if no EEPROM is present and pin NB# (no local bus initialization) is asserted low.	Yes	Local/ EEPROM	10B5h or 0
31:16	Device ID. Identifies the particular device. Defaults to the PLX part number for PCI interface chip (PCI 9080) if no EEPROM is present and pin NB# (no local bus initialization) is asserted low.	Yes	Local/ EEPROM	9080h or 0

4.3.1.1 (PCICR; PCI:04h, LOC:04h) PCI Command Register

Table 4-11. (PCICR; PCI:04h, LOC:04h) PCI Command Register

Field	Description	Read	Write	Value after Reset
0	I/O Space. A value of 1 allows the device to respond to I/O space accesses. A value of 0 disables the device from responding to I/O space accesses.	Yes	Yes	0
1	Memory Space. A value of 1 allows the device to respond to memory space accesses. A value of 0 disables the device from responding to memory space accesses.	Yes	Yes	0
2	Master Enable. A value of 1 allows the device to behave as a bus master. A value of 0 disables the device from generating bus master accesses.	Yes	Yes	0
3	Special Cycle. (This bit is not supported.)	Yes	No	0
4	Memory Write/Invalidate. (Refer to the DMA Mode Registers (DMAMODE0, DMAMODE1) bit 13.	Yes	Yes	0
5	VGA Palette Snoop. (This bit is not supported.)	Yes	No	0
6	Parity Error Response. A value of 0 indicates a parity error is ignored and operation continues. A value of 1 indicates parity checking is enabled.	Yes	Yes	0
7	Wait Cycle Control. Controls whether or not the device does address/data stepping. A value of 0 indicates the device never does stepping. A value of 1 indicates the device always does stepping. <i>Note: Hardcoded to 0.</i>	Yes	No	0
8	SERR# Enable. A value of 1 enables the SERR# driver. A value of 0 disables the driver.	Yes	Yes	0
9	Fast Back-to-Back Enable. Indicates what type of fast back-to-back transfers a Master can perform on the bus. A value of 1 indicates fast back-to-back transfers can occur to any agent on the bus. A value of 0 indicates fast back-to-back transfers can only occur to the same agent as the previous cycle.	Yes	No	0
15:10	Reserved.	Yes	No	0

4.3.2 (PCISR; PCI:06h, LOC:06h) PCI Status Register

Table 4-12. (PCISR; PCI:06h, LOC:06h) PCI Status Register

Field	Description	Read	Write	Value after Reset
5:0	Reserved.	Yes	No	0
6	If high, supports User Definable Features. This bit can only be written from the local side. It is read-only from the PCI side.	Yes	Local	0
7	Fast Back-to-Back Capable. When this bit is set to 1, it indicates the adapter can accept fast back-to-back transactions. A value of 0 indicates the adapter cannot.	Yes	No	1
8	Master Data Parity Error Detected. This bit is set to 1 when three conditions are met: 1) the PCI 9080 asserted PERR# itself or observed PERR# asserted; 2) the PCI 9080 was the bus master for the operation in which the error occurred; 3) the Parity Error Response bit in the Command Register is set. Writing a 1 to this bit clears the bit (0).	Yes	Yes/Clr	0
10:9	DEVSEL Timing. Indicates timing for DEVSEL# assertion. (A value of 01 is medium.)	Yes	No	01
11	Target Abort. When this bit is set to 1, this bit indicates the PCI 9080 has signaled a target abort. Writing a 1 to this bit clears the bit (0).	Yes	Yes/Clr	0
12	Received Target Abort. When set to 1, this bit indicates the PCI 9080 has received a target abort signal. Writing a 1 to this bit clears the bit (0).	Yes	Yes/Clr	0
13	Master Abort. When set to 1, this bit indicates the PCI 9080 has generated a master abort signal. Writing a 1 to this bit clears the bit (0).	Yes	Yes/Clr	0
14	Signaled System Error. When set to 1, this bit indicates the PCI 9080 has reported a system error on the SERR# signal. Writing a 1 to this bit clears the bit (0).	Yes	Yes/Clr	0
15	Detected Parity Error. When set to 1, this bit indicates the PCI 9080 has detected a PCI bus parity error, even if parity error handling is disabled (the Parity Error Response bit in the Command Register is clear). One of three conditions can cause this bit to be set. 1) the PCI 9080 detected a parity error during a PCI address phase; 2) the PCI 9080 detected a data parity error when it was the target of a write; 3) the PCI 9080 detected a data parity error when performing a master read operation. Writing a 1 to this bit clears the bit (0).	Yes	Yes/Clr	0

4.3.3 (PCIREV; PCI:08h, LOC:08h) PCI Revision ID Register

Table 4-13. (PCIREV; PCI:08h, LOC:08h) PCI Revision ID Register

Field	Description	Read	Write	Value after Reset
7:0	Revision ID. The silicon revision of the PCI 9080.	Yes	Local/ EEPROM	Current Rev #

4.3.4 (PCICCR; PCI:09-0Bh, LOC:09-0Bh) PCI Class Code Register

Table 4-14. (PCICCR; PCI:09-0Bh, LOC:09-0Bh) PCI Class Code Register

Field	Description	Read	Write	Value after Reset
7:0	Register Level Programming Interface. 00h = Queue Ports at 40h and 44h.	Yes	Local/ EEPROM	00
15:8	Subclass Code. 80h = Other Bridge Device, 00h = I ₂ O Device.	Yes	Local/ EEPROM	80h
23:16	Base Class Code. 06h = Bridge Device, 0Eh = Intelligent I/O controller.	Yes	Local/ EEPROM	06h

4.3.5 (PCICLSR; PCI:0Ch, LOC:0Ch) PCI Cache Line Size Register

Table 4-15. (PCICLSR; PCI:0Ch, LOC:0Ch) PCI Cache Line Size Register

Field	Description	Read	Write	Value after Reset
7:0	System cache line size in units of 32-bit words.	Yes	Yes	0

4.3.6 (PCILTR; PCI:0Dh, LOC:0Dh) PCI Latency Timer Register

Table 4-16. (PCILTR; PCI:0Dh, LOC:0Dh) PCI Latency Timer Register

Field	Description	Read	Write	Value after Reset
7:0	PCI Latency Timer. Specifies in units of PCI bus clocks, the amount of time the PCI 9080, as a bus master, can burst data on the PCI bus.	Yes	Yes	0

4.3.7 (PCIHTR; PCI:0Eh, LOC:0Eh) PCI Header Type Register

Table 4-17. (PCIHTR; PCI:0Eh, LOC:0Eh) PCI Header Type Register

Field	Description	Read	Write	Value after Reset
6:0	Configuration Layout Type. Specifies the layout of bits 10h through 3Fh in configuration space. Only one encoding 0 is defined. All other encodings are reserved.	Yes	Local	0
7	Header Type. A value of 1 indicates multiple functions. A value of 0 indicates a single function.	Yes	Local	0

4.3.8 (PCIBISTR; PCI:0Fh, LOC:0Fh) PCI Built-In Self Test (BIST) Register

Table 4-18. (PCIBISTR; PCI:0Fh, LOC:0Fh) PCI Built-In Self Test (BIST) Register

Field	Description	Read	Write	Value after Reset
3:0	A value of 0 indicates the device passed its test. Nonzero values indicate the device failed. Device specific failure codes can be encoded in the nonzero value.	Yes	Local	0
5:4	Reserved. Device returns 0.	Yes	No	0
6	PCI writes a 1 to invoke BIST. Generates an interrupt to local bus. Local bus resets the bit when BIST is complete. Software should fail device if BIST is not complete after 2 seconds. Refer to Runtime registers for interrupt control/status.	Yes	Yes	0
7	Returns 1 if the device supports BIST. Returns 0 if the device is not BIST compatible.	Yes	Local	0

4.3.9 (PCIBAR0; PCI:10h, LOC:10h) PCI Base Address Register for Memory Accesses to Local, Runtime, and DMA Registers

Table 4-19. (PCIBAR0; PCI:10h, LOC:10h) PCI Base Address Register for Memory Accesses to Local, Runtime, and DMA Registers

Field	Description	Read	Write	Value after Reset
0	Memory Space Indicator. A value of 0 indicates the register maps into memory space. A value of 1 indicates the register maps into I/O space. <i>Note: Hardcoded to 0.</i>	Yes	No	0
2:1	Location of Register. Location values: 00—Locate anywhere in 32 bit memory address space 01—Locate below 1 MB memory address space 10—Locate anywhere in 64 bit memory address space 11—Reserved <i>Note: Hardcoded to 0.</i>	Yes	No	0
3	Prefetchable. A value of 1 indicates there are no side effects on reads. This bit has no effect on the operation of the PCI 9080. <i>Note: Hardcoded to 0.</i>	Yes	No	0
7:4	Memory Base Address. Memory base address for access to Local, Runtime and DMA registers (default is 256 bytes). <i>Note: Hardcoded to 0.</i>	Yes	No	0
31:8	Memory Base Address. Memory base address for access to Local, Runtime and DMA registers.	Yes	Yes	0

Note: For I₂O, the Inbound message frame pool must reside in the address space pointed to by PCIBAR0. The Message Frame Address (MFA) is defined by I₂O as the offset from this base address to the start of the message frame.

4.3.10 (PCIBAR1; PCI:14h, LOC:14h) PCI Base Address Register for I/O Accesses to Local, Runtime, and DMA Registers

Table 4-20. (PCIBAR1; PCI:14h, LOC:14h) PCI Base Address Register for I/O Accesses to Local, Runtime, and DMA Registers

Field	Description	Read	Write	Value after Reset
0	Memory Space Indicator. A value of 0 indicates the register maps into memory space. A value of 1 indicates the register maps into I/O space. <i>Note: Hardcoded to 1.</i>	Yes	No	1
1	Reserved.	Yes	No	0
7:2	I/O Base Address. Base Address for I/O access to Local, Runtime and DMA registers. (Default is 256 bytes) <i>Note: Hardcoded to 0.</i>	Yes	No	0
31:8	I/O Base Address. Base Address for I/O access to Local, Runtime and DMA registers.	Yes	Yes	0

4.3.11 (PCIBAR2; PCI:18h, LOC:18h) PCI Base Address Register for Memory Accesses to Local Address Space 0

Table 4-21. (PCIBAR2; PCI:18h, LOC:18h) PCI Base Address Register for Memory Accesses to Local Address Space 0

Field	Description	Read	Write	Value after Reset
0	Memory Space Indicator. A value of 0 indicates the register maps into memory space. A value of 1 indicates the register maps into I/O space. (Specified in LAS0RR register.)	Yes	No	0
2:1	Location of Register (If memory space). Location values: 00—Locate anywhere in 32 bit memory address space 01—Locate below 1 MB memory address space 10—Locate anywhere in 64 bit memory address space 11—Reserved (Specified in LAS0RR register.) If I/O Space, bit 1 is always 0 and bit 2 is included in the base address.	Yes	Mem: No I/O: bit 1 no, bit 2 yes	0
3	Prefetchable (If memory space). A value of 1 indicates there are no side effects on reads. This bit reflects the value of bit 3 in the LAS0RR register and provides only status to the system. This bit has no effect on the operation of the PCI 9080. Prefetching features of this address space are controlled by the associated Bus Region Descriptor Register. (Specified in LAS0RR register.) If I/O Space, bit 3 is included in the base address.	Yes	Mem: No I/O: Yes	0
31:4	Memory Base Address. Memory base address for access to local address space 0.	Yes	Yes	0

Note: PCIBAR2 can be enabled or disabled by setting or clearing bit 0 in the LAS0BA register.

4.3.12 (PCIBAR3; PCI:1Ch, LOC:1Ch) PCI Base Address Register for Memory Accesses to Local Address Space 1

Table 4-22. (PCIBAR3; PCI:1Ch, LOC:1Ch) PCI Base Address Register for Memory Accesses to Local Address Space 1

Field	Description	Read	Write	Value after Reset
0	Memory Space Indicator. A value of 0 indicates the register maps into memory space. A value of 1 indicates the register maps into I/O space. (Specified in LAS1RR register.)	Yes	No	0
2:1	Location of register. Location values: 00—Locate anywhere in 32 bit memory address space 01—Locate below 1 MB memory address space 10—Locate anywhere in 64 bit memory address space 11—Reserved (Specified in LAS1RR register.) If I/O Space, bit 1 is always 0 and bit 2 is included in the base address.	Yes	Mem: No I/O: bit 1 no, bit 2 yes	0
3	Prefetchable (If memory space). A value of 1 indicates there are no side effects on reads. This bit reflects the value of bit 3 in the LAS1RR register and only provides status to the system. This bit has no effect on the operation of the PCI 9080. Prefetching features of this address space are controlled by the associated Bus Region Descriptor Register. (Specified in LAS1RR register.) If I/O Space, bit 3 is included in the base address.	Yes	Mem: No I/O: Yes	0
31:4	Memory Base Address. Memory base address for access to local address space 1.	Yes	Yes	0

Note: PCIBAR3 can be enabled or disabled by setting or clearing bit 0 in the LAS1BA register.

4.3.13 (PCIBAR4; PCI:20h, LOC:20h) PCI Base Address Register

Table 4-23. (PCIBAR4; PCI:20h, LOC:20h) PCI Base Address Register

Field	Description	Read	Write	Value after Reset
31:0	Reserved.	Yes	No	0

4.3.14 (PCIBAR5; PCI:24h, LOC:24h) PCI Base Address Register

Table 4-24. (PCIBAR5; PCI:24h, LOC:24h) PCI Base Address Register

Field	Description	Read	Write	Value after Reset
31:0	Reserved.	Yes	No	0

4.3.15 (PCICIS; PCI:28h, LOC:28h) PCI Cardbus CIS Pointer**Table 4-25. (PCICIS; PCI:28h, LOC:28h) PCI Cardbus CIS Pointer**

Field	Description	Read	Write	Value after Reset
31:0	Cardbus Information Structure Pointer for PCMCIA. (Not supported.)	Yes	No	0

4.3.16 (PCISVID; PCI:2Ch, LOC:2Ch) PCI Subsystem Vendor ID**Table 4-26. (PCISVID; PCI:2Ch, LOC:2Ch) PCI Subsystem Vendor ID**

Field	Description	Read	Write	Value after Reset
15:0	Subsystem Vendor ID (unique add-in board vendor ID).	Yes	Local/ EEPROM	10B5

4.3.17 (PCISID; PCI:2Eh, LOC:2Eh) PCI Subsystem ID**Table 4-27. (PCISID; PCI:2Eh, LOC:2Eh) PCI Subsystem ID**

Field	Description	Read	Write	Value after Reset
15:0	Subsystem ID (unique add-in board device ID).	Yes	Local/ EEPROM	9080

4.3.18 (PCIERBAR; PCI:30h, LOC:30h) PCI Expansion ROM Base Register**Table 4-28. (PCIERBAR; PCI:30h, LOC:30h) PCI Expansion ROM Base Register**

Field	Description	Read	Write	Value after Reset
0	Address Decode Enable. A value of 1 indicates the device accepts accesses to the expansion ROM address. A value of 0 indicates the device does not accept accesses to expansion ROM space. Should be set to 1 if Expansion ROM is present by the PCI host.	Yes	Yes	0
10:1	Reserved.	Yes	No	0
31:11	Expansion ROM Base Address (upper 21 bits).	Yes	Yes	0

4.3.19 (PCIILR; PCI:3Ch, LOC:3Ch) PCI Interrupt Line Register**Table 4-29. (PCIILR; PCI:3Ch, LOC:3Ch) PCI Interrupt Line Register**

Field	Description	Read	Write	Value after Reset
7:0	Interrupt Line Routing Value. Value indicates which input of the system interrupt controller(s) to which the interrupt line of the device is connected.	Yes	Yes	0

4.3.20 (PCIIPR; PCI:3Dh, LOC:3Dh) PCI Interrupt Pin Register

Table 4-30. (PCIIPR; PCI:3Dh, LOC:3Dh) PCI Interrupt Pin Register

Field	Description	Read	Write	Value after Reset
7:0	Interrupt Pin Register. Indicates which interrupt pin the device uses. The following values are decoded: 0 = No Interrupt Pin 1 = INTA# 2 = INTB# 3 = INTC# 4 = INTD#	Yes	Local/ EEPROM	1

4.3.21 (PCIMGR; PCI:3Eh, LOC:3Eh) PCI Min_Gnt Register

Table 4-31. (PCIMGR; PCI:3Eh, LOC:3Eh) PCI Min_Gnt Register

Field	Description	Read	Write	Value after Reset
7:0	Min_Gnt. Specifies how long a burst period the device needs, assuming a clock rate of 33 MHz. Value is multiple of 1/4 μ sec increments.	Yes	Local/ EEPROM	0

4.3.22 (PCIMLR; PCI:3Fh, LOC:3Fh) PCI Max_Lat Register

Table 4-32. (PCIMLR; PCI:3Fh, LOC:3Fh) PCI Max_Lat Register

Field	Description	Read	Write	Value after Reset
7:0	Max_Lat. Specifies how often the device must gain access to the PCI bus. Value is multiple of 1/4 μ sec increments.	Yes	Local/ EEPROM	0

4.4 LOCAL CONFIGURATION REGISTERS

4.4.1 (LAS0RR; PCI:00h, LOC:80h) Local Address Space 0 Range Register for PCI to Local Bus

Table 4-33. (LAS0RR; PCI:00h, LOC:80h) Local Address Space 0 Range Register for PCI to Local Bus

Field	Description	Read	Write	Value after Reset										
0	Memory Space Indicator. A value of 0 indicates Local address space 0 maps into PCI memory space. A value of 1 indicates address space 0 maps into PCI I/O space.	Yes	Yes	0										
2:1	If mapped into memory space, encoding is as follows: <table border="1"> <thead> <tr> <th>2/1</th> <th>Meaning</th> </tr> </thead> <tbody> <tr> <td>0 0</td> <td>Locate anywhere in 32 bit PCI address space</td> </tr> <tr> <td>0 1</td> <td>Locate below 1 MB in PCI address space</td> </tr> <tr> <td>1 0</td> <td>Locate anywhere in 64 bit PCI address space</td> </tr> <tr> <td>1 1</td> <td>Reserved</td> </tr> </tbody> </table> If mapped into I/O space, bit 1 must be set to 0. Bit 2 is included with bits [31:3] to indicate decoding range.	2/1	Meaning	0 0	Locate anywhere in 32 bit PCI address space	0 1	Locate below 1 MB in PCI address space	1 0	Locate anywhere in 64 bit PCI address space	1 1	Reserved	Yes	Yes	0
2/1	Meaning													
0 0	Locate anywhere in 32 bit PCI address space													
0 1	Locate below 1 MB in PCI address space													
1 0	Locate anywhere in 64 bit PCI address space													
1 1	Reserved													
3	If mapped into memory space, a value of 1 indicates reads are prefetchable (bit has no effect on the operation of the PCI 9080, but is used for system status). If mapped into I/O space, bit is included with bits [31:2] to indicate decoding range.	Yes	Yes	0										
31:4	Specifies which PCI address bits to use for decoding a PCI access to local bus space 0. Each bit corresponds to a PCI address bit. Bit 31 corresponds to Address bit 31. A value of 1 should be written to all bits that should be included in decode and a 0 to all others (used in conjunction with PCI Configuration register 18h). Default is 1 MB.	Yes	Yes	FFF000h										

4.4.2 (LAS0BA; PCI:04h, LOC:84h) Local Address Space 0 Local Base Address (Remap) Register

Table 4-34. (LAS0BA; PCI:04h, LOC:84h) Local Address Space 0 Local Base Address (Remap) Register

Field	Description	Read	Write	Value after Reset
0	Space 0 Enable. A value of 1 enables decoding of PCI addresses for Direct Slave access to local space 0. A value of 0 disables decoding. If this bit is set to 0, the PCI BIOS may not allocate (assign) the base address for Space 0.	Yes	Yes	0
1	Reserved.	Yes	No	0
3:2	If local space 0 is mapped into memory space, bits are not used. If mapped into I/O space, bit is included with bits [31:4] for remapping.	Yes	Yes	0
31:4	Remap of PCI Address to Local Address Space 0 into a Local Address Space. The bits in this register remap (replace) the PCI Address bits used in decode as the Local Address bits.	Yes	Yes	0

4.4.3 (LARBR; PCI:08h or ACh, LOC:88h or 12Ch) Local/DMA Arbitration Register

Table 4-35. (LARBR; PCI:08h or ACh, LOC:88h or 12Ch) Local/DMA Arbitration Register

Field	Description	Read	Write	Value after Reset
7:0	Local Bus Latency Timer. Number of local bus clock cycles before negating HOLD and releasing the local bus. This timer is also used with bit 27 to delay BREQ input to give up the local bus only when this timer expires.	Yes	Yes	00
15:8	Local Bus Pause Timer. Number of local bus clock cycles before reasserting HOLD after releasing the local bus.	Yes	Yes	00
16	Local Bus Latency Timer Enable. A value of 1 enables the latency timer.	Yes	Yes	0
17	Local Bus Pause Timer Enable. A value of 1 enables the pause timer.	Yes	Yes	0
18	Local Bus BREQ Enable. A value of 1 enables the local bus BREQ input. When the BREQ input is active, the PCI 9080 negates HOLD and releases the local bus.	Yes	Yes	0
20:19	DMA Channel Priority. A value of 00 indicates a rotational priority scheme. A value of 01 indicates Channel 0 has priority. A value of 10 indicates Channel 1 has priority. A value of 11 is reserved.	Yes	Yes	0
21	Local Bus Direct Slave Give up Bus Mode. When set to 1, the PCI 9080 negates HOLD and releases the local bus when the Direct Slave write FIFO becomes empty during a Direct Slave write or when the Direct Slave read FIFO becomes full during a Direct Slave read.	Yes	Yes	1
22	Direct Slave LLOCKo# Enable. A value of 1 enables PCI Direct Slave locked sequences. A value of 0 disables Direct Slave locked sequences.	Yes	Yes	0
23	PCI Request Mode. A value of 1 causes the PCI 9080 to negate REQ when it asserts FRAME during a master cycle. A value of 0 causes the PCI 9080 to leave REQ asserted for the entire bus master cycle.	Yes	Yes	0
24	PCI Rev 2.1 Mode. When set to 1, the PCI 9080 operates in Delayed Transaction mode for Direct Slave Reads. The PCI 9080 issues a RETRY and prefetches the read data.	Yes	Yes	0
25	PCI Read No Write Mode. A value of 1 forces a retry on writes if read is pending. A value of 0 allows writes to occur while read is pending.	Yes	Yes	0
26	PCI Read with Write Flush Mode. A value of 1 submits a request to flush a pending read cycle if a write cycle is detected. A value of 0 submits a request to not effect pending reads when a write cycle occurs (PCI 2.1 compatible).	Yes	Yes	0
27	Gate the Local Bus Latency Timer with BREQ. If this bit is set to 0, the PCI 9080 gives up the local bus during Direct Slave or DMA transfer after the current cycle (if enabled and BREQ is sampled). If this bit is set to 1, the PCI 9080 gives up the local bus only (if enabled and BREQ is sampled) and the Local Bus Latency Timer is enabled and expired during Direct Slave or DMA transfer.	Yes	Yes	0
28	PCI Read No Flush Mode. A value of 1 submits a request to not flush the read FIFO if the PCI read cycle completes (cached read mode). A value of 0 submits a request to flush the read FIFO if a PCI read cycle completes.	Yes	Yes	0
29	If set to 1, reads from the PCI Configuration Register address 00h return the Device ID and Vendor ID. If set to 1, reads from the PCI Configuration Register address 00h return the Subsystem ID and Subsystem Vendor ID.	Yes	Yes	0
31:30	Reserved.	Yes	No	0

4.4.4 (BIGEND; PCI:0Ch, LOC:8Ch) Big/Little Endian Descriptor Register

Table 4-36. (BIGEND; PCI:0Ch, LOC:8Ch) Big/Little Endian Descriptor Register

Field	Description	Read	Write	Value after Reset
0	Configuration Register Big Endian Mode. A value of 1 specifies use of Big Endian data ordering for local accesses to the configuration registers. A value of 0 specifies Little Endian ordering. Big Endian mode can be specified for configuration register accesses by asserting the BIGEND# pin during the address phase of the access.	Yes	Yes	0
1	Direct Master Big Endian Mode. A value of 1 specifies use of Big Endian data ordering for Direct Master accesses. A value of 0 specifies Little Endian ordering. Big Endian mode can be specified for Direct Master accesses by asserting the BIGEND# input pin during the address phase of the access.	Yes	Yes	0
2	Direct Slave Address Space 0 Big Endian Mode. A value of 1 specifies use of Big Endian data ordering for Direct Slave accesses to Local Address space 0. A value of 0 specifies Little Endian ordering.	Yes	Yes	0
3	Direct Slave Address Expansion ROM 0 Big Endian Mode. A value of 1 specifies use of Big Endian data ordering for Direct Slave accesses to Expansion ROM. A value of 0 specifies Little Endian ordering.	Yes	Yes	0
4	Big Endian Byte Lane Mode. A value of 1 specifies that in Big Endian mode, use byte lanes 31:16 for a 16 bit local bus and byte lanes 31:24 for an 8 bit local bus. A value of 0 specifies that in Big Endian mode, byte lanes 15:0 be used for a 16 bit local bus and byte lanes 7:0 for an 8 bit local bus.	Yes	Yes	0
5	Direct Slave Address Space 1 Big Endian Mode. A value of 1 specifies use of Big Endian data ordering for Direct Slave accesses to local Address Space 1. A value of 0 specifies Little Endian ordering.	Yes	Yes	0
6	DMA Channel 1 Big Endian Mode. A value of 1 specifies use of Big Endian data ordering for DMA Channel 1 accesses to the local Address Space. A value of 0 specifies Little Endian ordering.	Yes	Yes	0
7	DMA Channel 0 Big Endian Mode. A value of 1 specifies use of Big Endian data ordering for DMA Channel 0 accesses to the Local Address space. A value of 0 specifies Little Endian ordering.	Yes	Yes	0
31:8	Reserved.	Yes	No	0

4.4.5 (EROMRR; PCI:10h, LOC:90h) Expansion ROM Range Register

Table 4-37. (EROMRR; PCI:10h, LOC:90h) Expansion ROM Range Register

Field	Description	Read	Write	Value after Reset
10:0	Reserved.	Yes	No	0
31:11	Specifies which PCI address bits to use for decoding a PCI to local bus expansion ROM. Each of the bits corresponds to a PCI address bit. Bit 31 corresponds to Address bit 31. A value of 1 should be written to all bits that should be included in decode and a 0 to all others (used in conjunction with PCI Configuration register 30h). Default is 64 KB.	Yes	Yes	FFFF00h

4.4.6 (EROMBA; PCI:14h, LOC:94h) Expansion ROM Local Base Address (Remap) Register and BREQo Control

Table 4-38. (EROMBA; PCI:14h, LOC:94h) Expansion ROM Local Base Address (Remap) Register and BREQo Control

Field	Description	Read	Write	Value after Reset
3:0	Direct Slave BREQo (Backoff Request Out) Delay Clocks. Number of local bus clocks in which a Direct Slave HOLD request is pending and a Local Direct Master access is in progress and not being granted the bus (LHOLDA) before asserting BREQo. Once asserted, BREQo remains asserted until the PCI 9080 receives LHOLDA (LSB = 8 or 64 clocks).	Yes	Yes	0
4	Local Bus BREQo Enable. A value of 1 enables the PCI 9080 to assert the BREQo output.	Yes	Yes	0
5	BREQo Timer resolution. A value of 1 changes the LSB of the BREQo timer from 8 to 64 clocks.	Yes	Yes	0
10:6	Reserved.	Yes	No	0
31:11	Remap of PCI Expansion ROM space into a Local Address Space. The bits in this register remap (replace) the PCI address bits used in decode as the local address bits.	Yes	Yes	0

4.4.7 (LBRD0; PCI:18h, LOC:98h) Local Address Space 0/Expansion ROM Bus Region Descriptor Register

Table 4-39. (LBRD0; PCI:18h, LOC:98h) Local Address Space 0/Expansion ROM Bus Region Descriptor Register

Field	Description	Read	Write	Value after Reset
1:0	Memory Space 0 Local Bus Width. A value of 00 indicates a bus width of 8 bits, a value of 01 indicates a bus width of 16 bits and a value of 10 or 11 indicates a bus width of 32 bits.	Yes	Yes	S = 01 J = 11 C = 11
5:2	Memory Space 0 Internal Wait States (data to data; 0-15).	Yes	Yes	0
6	Memory Space 0 Ready Input Enable. A value of 1 enables Ready input. A value of 0 disables the Ready input.	Yes	Yes	0
7	Memory Space 0 BTERM Input Enable. A value of 1 enables BTERM input. A value of 0 disables the BTERM input. If this bit is set to 0, the PCI 9080 bursts 4 Lword maximum at a time.	Yes	Yes	0
8	Memory Space 0 Prefetch Disable. If mapped into memory space, a value of 0 enables read prefetching. A value of 1 disables prefetching. If prefetching is disabled, the PCI 9080 disconnects after each memory read.	Yes	Yes	0
9	Expansion ROM Space Prefetch Disable. A value of 0 enables read prefetching. A value of 1 disables prefetching. If prefetching is disabled, the PCI 9080 disconnects after each memory read.	Yes	Yes	0
10	Read Prefetch Count Enable. When set to 1 and memory prefetching is enabled, the PCI 9080 prefetches up to the number of Lwords specified in the prefetch count. When set to 0, the PCI 9080 ignores the count and continues prefetching until terminated by the PCI bus.	Yes	Yes	0
14:11	Prefetch Counter. Number of long words to prefetch during memory read cycles (0-15). A count of zero selects a prefetch of 16 Lwords.	Yes	Yes	0
15	Reserved.	Yes	No	0
17:16	Expansion ROM Space Local Bus Width. A value of 00 indicates a bus width of 8 bits, a value of 01 indicates a bus width of 16 bits and a value of 10 or 11 indicates a bus width of 32 bits.	Yes	Yes	S = 01 J = 11 C = 11
21:18	Expansion ROM Space Internal Wait States (data to data; bits 0-15).	Yes	Yes	0
22	Expansion ROM Space Ready Input Enable. A value of 1 enables Ready input. A value of 0 disables the Ready input.	Yes	Yes	0
23	Expansion ROM Space BTERM Input Enable. A value of 1 enables BTERM input. A value of 0 disables the BTERM input. If this bit is set to 1, the PCI 9080 bursts 4 Lword maximum at a time.	Yes	Yes	0
24	Memory Space 0 Burst Enable. A value of 1 enables bursting. A value of 0 disables bursting. If burst is disabled, the local bus performs continuous single cycles for burst PCI read/write cycles.	Yes	Yes	0
25	Extra Long Load from EEPROM. A value of 1 loads the Subsystem ID and Local Address Space 1 registers. A value of 0 indicates not to load them.	Yes	No	0
26	Expansion ROM Space Burst Enable. A value of 1 enables bursting. A value of 0 disables bursting. If burst is disabled, the local bus performs continuous single cycles for burst PCI read/write cycles.	Yes	Yes	0
27	Direct Slave PCI Write Mode. A value of 0 indicates the PCI 9080 should disconnect when the Direct Slave write FIFO is full. A value of 1 indicates the PCI 9080 should deassert TRDY# when the write FIFO is full.	Yes	Yes	0
31:28	PCI Target Retry Delay Clocks. Contains the value (multiplied by 8) of the number of PCI bus clocks after receiving a PCI local read or write access and not successfully completing a transfer. Only pertains to Direct Slave writes when bit 27 is set to 1.	Yes	Yes	4 (32 clocks)

4.4.8 (DMRR; PCI:1Ch, LOC:9Ch) Local Range Register for Direct Master to PCI

Table 4-40. (LBRD0; PCI:18h, LOC:98h) Local Address Space 0/Expansion ROM Bus Region Descriptor Register

Field	Description	Read	Write	Value after Reset
15:0	Reserved (64 KB increments).	Yes	No	0
31:16	Specifies which local address bits to use for decoding a local to PCI bus access. Each of the bits corresponds to a PCI address bit. Bit 31 corresponds to Address bit 31. Write a value of 1 to all bits that must be included in decode and a 0 to all others. This range register is used for Direct Master memory, I/O, or configuration accesses.	Yes	Yes	0

4.4.9 (DMLBAM; PCI:20h, LOC:A0h) Local Bus Base Address Register for Direct Master to PCI Memory

Table 4-41. (DMLBAM; PCI:20h, LOC:A0h) Local Bus Base Address Register for Direct Master to PCI Memory

Field	Description	Read	Write	Value after Reset
15:0	Reserved.	Yes	No	0
31:16	Assigns a value to the bits to use for decoding a local to PCI memory access.	Yes	Yes	0

4.4.10 (DMLBAI; PCI:24h, LOC:A4h) Local Base Address Register for Direct Master to PCI IO/CFG

Table 4-42. (DMLBAI; PCI:24h, LOC:A4h) Local Base Address Register for Direct Master to PCI IO/CFG

Field	Description	Read	Write	Value after Reset
15:0	Reserved.	Yes	No	0
31:16	Assigns a value to the bits to use for decoding a local to PCI I/O or configuration access. This base address is used for both Direct Master I/O and configuration accesses.	Yes	Yes	0

4.4.11 (DMPBAM; PCI:28h, LOC:A8h) PCI Base Address (Remap) Register for Direct Master to PCI Memory

Table 4-43. (DMPBAM; PCI:28h, LOC:A8h) PCI Base Address (Remap) Register for Direct Master to PCI Memory

Field	Description	Read	Write	Value after Reset
0	Direct Master Memory Access Enable. A value of 1 enables decode of Direct Master Memory accesses. A value of 0 disables decode of Direct Master Memory accesses.	Yes	Yes	0
1	Direct Master I/O Access Enable. A value of 1 enables decode of Direct Master I/O accesses. A value of 0 disables decode of Direct Master I/O accesses.	Yes	Yes	0
2	LLOCK# Input Enable. A value of 1 enables LLOCK# input, enabling PCI-locked sequences. A value of 0 disables the LLOCK# input.	Yes	Yes	0
12, 3	Direct Master Read Prefetch Size control. Values: 00 = The PCI 9080 continues to prefetch read data from the PCI bus until the Direct Master access is finished. This may result in an additional 4 unneeded Lwords being prefetched from the PCI bus. 01 = Prefetch up to 4 Lwords from the PCI bus 10 = Prefetch up to 8 Lwords from the PCI bus 11 = Prefetch up to 16 Lwords from the PCI bus If PCI memory prefetch is not wanted, performs a Direct Master single cycle. The direct master burst reads must not exceed the programmed limit.	Yes	Yes	00
4	Direct Master PCI Read Mode. A value of 0 indicates the PCI 9080 should release the PCI bus when the read FIFO becomes full. A value of 1 indicates the PCI 9080 should keep the PCI bus and de-assert IRDY when the read FIFO becomes full.	Yes	Yes	0
10, 8:5	Programmable Almost Full Flag. When the number of entries in the 32 word direct master write FIFO exceeds this value, the output pin DMPAF# is asserted low.	Yes	Yes	000
9	Write and Invalidate Mode. When set to 1, the PCI 9080 waits for 8 or 16 Lwords to be written from the local bus before starting PCI access. When set, all local Direct Master to PCI write accesses must be 8 or 16 Lword bursts.	Yes	Yes	0
11	Direct Master Prefetch Limit. If set to 1, don't prefetch past 4 K (4098 bytes) boundaries.	Yes	Yes	0
13	I/O Remap Select. When set to 1, forces PCI address bits [31:16] to all zeros. When set to 0, uses bits [31:16] of this register as PCI address bits [31:16].	Yes	Yes	0
15:14	Direct Master Write Delay. This register is used to delay the PCI bus request after direct master burst write cycle has started. Values: 00 = no delay; start the cycle immediately 01 = delay 4 PCI clocks 10 = delay 8 PCI clocks 11 = delay 16 PCI clocks	Yes	Yes	00
31:16	Remap of Local to PCI Space into a PCI Address Space. The bits in this register remap (replace) the local address bits used in decode as the PCI address bits. This PCI Remap address is used for both Direct Master memory and I/O accesses.	Yes	Yes	0

4.4.12 (DMCFG_A; PCI:2Ch, LOC:ACh) PCI Configuration Address Register for Direct Master to PCI IO/CFG

Table 4-44. (DMCFG_A; PCI:2Ch, LOC:ACh) PCI Configuration Address Register for Direct Master to PCI IO/CFG

Field	Description	Read	Write	Value after Reset
1:0	Configuration Type (00=Type 0, 01=Type 1).	Yes	Yes	0
7:2	Register Number. If different register read/write is needed, this register value must be programmed and a new PCI configuration cycle must be generated.	Yes	Yes	0
10:8	Function Number.	Yes	Yes	0
15:11	Device Number.	Yes	Yes	0
23:16	Bus Number.	Yes	Yes	0
30:24	Reserved.	Yes	No	0
31	Configuration Enable. A value of 1 allows local to PCI I/O accesses to be converted to a PCI configuration cycle. The parameters in this table are used to generate the PCI configuration address.	Yes	Yes	0

4.4.13 (LAS1RR; PCI:F0h, LOC:170h) Local Address Space 1 Range Register for PCI to Local Bus

Table 4-45. (LAS1RR; PCI:F0h, LOC:170h) Local Address Space 1 Range Register for PCI to Local Bus

Field	Description	Read	Write	Value after Reset										
0	Memory Space Indicator. A value of 0 indicates local address space 1 maps into PCI memory space. A value of 1 indicates address space 1 maps into PCI I/O space.	Yes	Yes	0										
2:1	If mapped into memory space, encoding is as follows: <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>2/1</th> <th>Meaning</th> </tr> </thead> <tbody> <tr> <td>0 0</td> <td>Locate anywhere in 32 bit PCI address space</td> </tr> <tr> <td>0 1</td> <td>Locate below 1 MB in PCI address space</td> </tr> <tr> <td>1 0</td> <td>Locate anywhere in 64 bit PCI address space</td> </tr> <tr> <td>1 1</td> <td>Reserved</td> </tr> </tbody> </table> If mapped into I/O space, bit 1 must be set to 0. Bit 2 is included with bits [31:3] to indicate decoding range.	2/1	Meaning	0 0	Locate anywhere in 32 bit PCI address space	0 1	Locate below 1 MB in PCI address space	1 0	Locate anywhere in 64 bit PCI address space	1 1	Reserved	Yes	Yes	0
2/1	Meaning													
0 0	Locate anywhere in 32 bit PCI address space													
0 1	Locate below 1 MB in PCI address space													
1 0	Locate anywhere in 64 bit PCI address space													
1 1	Reserved													
3	If mapped into memory space, a value of 1 indicates reads are prefetchable (bit has no effect on the operation of the PCI 9080, but is for system status). If mapped into I/O space, bit is included with bits [31:2] to indicate decoding range.	Yes	Yes	0										
31:4	Specifies which PCI address bits to use for decoding a PCI access to local bus space 1. Each of the bits corresponds to a PCI address bit. Bit 31 corresponds to Address bit 31. Write a value of 1 to all bits that must be included in decode and a 0 to all others (Used in conjunction with PCI Configuration Register Ch 1). Default is 1 MB.	Yes	Yes	FFF000h										

4.4.14 (LAS1BA; PCI:F4h, LOC:174h) Local Address Space 1 Local Base Address (Remap) Register

Table 4-46. (LAS1BA; PCI:F4h, LOC:174h) Local Address Space 1 Local Base Address (Remap) Register

Field	Description	Read	Write	Value after Reset
0	Space 1 Enable. A value of 1 enables decoding of PCI addresses for Direct Slave access to local space 1. A value of 0 disables decoding. If this bit is set to 0, the PCI BIOS may not allocate (assign) the base address for Space 0.	Yes	Yes	0
1	Reserved.	Yes	No	0
3:2	If local space 1 is mapped into memory space, bits are not used. If mapped into I/O space, bit is included with bits [31:4] for remapping.	Yes	Yes	0
31:4	Remap of PCI Address to Local Address Space 1 into a Local Address Space. The bits in this register remap (replace) the PCI Address bits used in decode as the Local Address bits.	Yes	Yes	0

4.4.15 (LBRD1; PCI:F8h, LOC:178h) Local Address Space 1 Bus Region Descriptor Register

Table 4-47. (LBRD1; PCI:F8h, LOC:178h) Local Address Space 1 Bus Region Descriptor Register

Field	Description	Read	Write	Value after Reset
1:0	Memory Space 1 Local Bus Width. A value of 00 indicates a bus width of 8 bits, a value of 01 indicates a bus width of 16 bits and a value of 10 or 11 indicates a bus width of 32 bits.	Yes	Yes	S = 01 J = 11 C = 11
5:2	Memory Space 1 Internal Wait States (data to data; bits 0-15).	Yes	Yes	0
6	Memory Space 1 Ready Input Enable. A value of 1 enables Ready input. A value of 0 disables the Ready input.	Yes	Yes	0
7	Memory Space 1 BTERM Input Enable. A value of 1 enables BTERM input. A value of 0 disables the BTERM input. If this bit is set to 0, the PCI 9080 bursts 4 Lword maximum at a time.	Yes	Yes	0
8	Memory Space 1 Burst Enable. A value of 1 enables bursting. A value of 0 disables bursting. If burst is disabled, the local bus performs continuous single cycles for burst PCI read/write cycles.	Yes	Yes	0
9	Memory Space 1 Prefetch Disable. If mapped into memory space, a 0 enables read prefetching. A value of 1 disables prefetching. If prefetching is disabled, the PCI 9080 disconnects after each memory read.	Yes	Yes	0
10	Read Prefetch Count Enable. When set to 1 and memory prefetching is enabled, the PCI 9080 prefetches up to the number of Lwords specified in the prefetch count. When set to 0, the PCI 9080 ignores the count is ignored and continues prefetching until terminated by the PCI bus.	Yes	Yes	0
14:11	Prefetch Counter. Number of long words to prefetch during memory read cycles (0-15).	Yes	Yes	0
31:15	Reserved.	Yes	No	0

4.5 RUNTIME REGISTERS

4.5.1 (MBOX0; PCI:40h or 78h, LOC:C0h) Mailbox Register 0

Table 4-48. (MBOX0; PCI:40h or 78h, LOC:C0h) Mailbox Register 0

Field	Description	Read	Write	Value after Reset
31:0	32 Bit Mailbox Register.	Yes	Yes	0

Note: Mailbox Register 0 is replaced by the Inbound Queue Port when the I₂O feature is enabled (bit 0 in the QSR register is set). Mailbox Register 0 is always accessible at PCI address 78h and local address C0h.

4.5.2 (MBOX1; PCI:44h or 7Ch, LOC:C4h) Mailbox Register 1

Table 4-49. (MBOX1; PCI:44h or 7Ch, LOC:C4h) Mailbox Register 1

Field	Description	Read	Write	Value after Reset
31:0	32 Bit Mailbox Register.	Yes	Yes	0

Note: Mailbox Register 1 is replaced by the Outbound Queue Port when the I₂O feature is enabled (bit 0 in the QSR register is set). Mailbox Register 1 is always accessible at PCI address 7Ch and local address C4h.

4.5.3 (MBOX2; PCI:48h, LOC:C8h) Mailbox Register 2

Table 4-50. (MBOX2; PCI:48h, LOC:C8h) Mailbox Register 2

Field	Description	Read	Write	Value after Reset
31:0	32 Bit Mailbox Register.	Yes	Yes	0

4.5.4 (MBOX3; PCI:4Ch, LOC:CCh) Mailbox Register 3

Table 4-51. (MBOX3; PCI:4Ch, LOC:CCh) Mailbox Register 3

Field	Description	Read	Write	Value after Reset
31:0	32 Bit Mailbox Register.	Yes	Yes	0

4.5.5 (MBOX4; PCI:50h, LOC:D0h) Mailbox Register 4

Table 4-52. (MBOX4; PCI:50h, LOC:D0h) Mailbox Register 4

Field	Description	Read	Write	Value after Reset
31:0	32 Bit Mailbox Register.	Yes	Yes	0

4.5.6 (MBOX5; PCI:54h, LOC:D4h) Mailbox Register 5

Table 4-53. (MBOX5; PCI:54h, LOC:D4h) Mailbox Register 5

Field	Description	Read	Write	Value after Reset
31:0	32 Bit Mailbox Register.	Yes	Yes	0

4.5.7 (MBOX6; PCI:58h, LOC:D8h) Mailbox Register 6

Table 4-54. (MBOX6; PCI:58h, LOC:D8h) Mailbox Register 6

Field	Description	Read	Write	Value after Reset
31:0	32 Bit Mailbox Register.	Yes	Yes	0

4.5.8 (MBOX7; PCI:5Ch, LOC:DCh) Mailbox Register 7

Table 4-55. (MBOX7; PCI:5Ch, LOC:DCh) Mailbox Register 7

Field	Description	Read	Write	Value after Reset
31:0	32 Bit Mailbox Register.	Yes	Yes	0

4.5.9 (P2LDBELL; PCI:60h, LOC:E0h) PCI to Local Doorbell Register

Table 4-56. (P2LDBELL; PCI:60h, LOC:E0h) PCI to Local Doorbell Register

Field	Description	Read	Write	Value after Reset
31:0	Doorbell Register. A PCI master can write to this register and generate a local interrupt to the local processor. The local processor can then read this register to determine which doorbell bit was asserted. The PCI master sets a doorbell by writing a 1 to a particular bit. The local processor can clear a doorbell bit by writing a 1 to that bit position.	Yes	Yes/Clr	0

4.5.10 (L2PDBELL; PCI:64h, LOC:E4h) Local to PCI Doorbell Register

Table 4-57. (L2PDBELL; PCI:64h, LOC:E4h) Local to PCI Doorbell Register

Field	Description	Read	Write	Value after Reset
31:0	Doorbell Register. The local processor can write to this register and generate a PCI interrupt. A PCI master can then read this register to determine which doorbell bit was asserted. The local processor sets a doorbell by writing a 1 to a particular bit. The PCI master can clear a doorbell bit by writing a 1 to that bit position.	Yes	Yes/Clr	0

4.5.11 (INTCSR; PCI:68h, LOC:E8h) Interrupt Control/Status

Table 4-58. (INTCSR; PCI:68h, LOC:E8h) Interrupt Control/Status

Field	Description	Read	Write	Value after Reset
0	Enable Local Bus LSERR#. A value of 1 enables the PCI 9080 to assert LSERR# interrupt output when the PCI bus Target Abort or Master Abort status bit is set in the PCI Status Configuration Register.	Yes	Yes	0
1	Enable Local Bus LSERR# when a PCI parity error occurs during a PCI 9080 Master Transfer or a PCI 9080 Slave access.	Yes	Yes	0
2	Generate PCI Bus SERR#. When this bit is set to 0, writing a 1 generates a PCI bus SERR#.	Yes	Yes	0
3	Mailbox Interrupt Enable. A value of 1 enables a Local Interrupt to be generated when the PCI bus writes to Mailbox registers 0-3. To clear the Local Interrupt, the Local master must read the Mailbox. Used in conjunction with Local interrupt enable.	Yes	Yes	0
7:4	Reserved.	Yes	No	0
8	PCI Interrupt Enable. A value of 1 enables PCI interrupts.	Yes	Yes	1
9	PCI Doorbell Interrupt Enable. A value of 1 enables doorbell interrupts. Used in conjunction with PCI interrupt enable. Clearing the doorbell interrupt bits that caused the interrupt also clears the interrupt.	Yes	Yes	0
10	PCI Abort Interrupt Enable. A value of 1 enables a master abort or master detect of a target abort to generate a PCI interrupt. Used in conjunction with PCI interrupt enable. Clearing the abort status bits also clears the PCI interrupt.	Yes	Yes	0
11	PCI Local Interrupt Enable. A value of 1 enables a local interrupt input to generate a PCI interrupt. Use in conjunction with PCI interrupt enable. Clearing the local bus cause of the interrupt also clears the interrupt.	Yes	Yes	0
12	Retry Abort Enable. A value of 1 enables the PCI 9080 to treat 256 Master consecutive retries to a Target as a Target Abort. A value of 0 enables the PCI 9080 to attempt Master Retries indefinitely.	Yes	Yes	0
13	A value of 1 indicates the PCI doorbell interrupt is active.	Yes	No	0
14	A value of 1 indicates the PCI abort interrupt is active.	Yes	No	0
15	A value of 1 indicates the local interrupt is active (LINTi#).	Yes	No	0
16	Local Interrupt Output Enable. A value of 1 enables local interrupt output.	Yes	Yes	1
17	Local Doorbell Interrupt Enable. A value of 1 enables doorbell interrupts. Used in conjunction with Local interrupt enable. Clearing the local doorbell interrupt bits that caused the interrupt also clears the interrupt.	Yes	Yes	0
18	Local DMA Channel 0 Interrupt Enable. A value of 1 enables DMA Channel 0 interrupts. Used in conjunction with Local interrupt enable. Clearing the DMA status bits also clears the interrupt.	Yes	Yes	0
19	Local DMA Channel 1 Interrupt Enable. A value of 1 enables DMA Channel 1 interrupts. Used in conjunction with Local interrupt enable. Clearing the DMA status bits also clears the interrupt.	Yes	Yes	0
20	A value of 1 indicates the Local doorbell interrupt is active.	Yes	No	0
21	A value of 1 indicates the DMA Ch 0 interrupt is active.	Yes	No	0
22	A value of 1 indicates the DMA Ch 1 interrupt is active.	Yes	No	0
23	A value of 1 indicates the BIST interrupt is active. The BIST (built in self test) interrupt is generated by writing a 1 to bit 6 of the PCI Configuration BIST register. Clearing bit 6 clears the interrupt. Refer to the BIST register for a description of self test.	Yes	No	0

Table 4-58. (INTCSR; PCI:68h, LOC:E8h) Interrupt Control/Status (continued)

24	A value of 0 indicates a Direct Master was the bus master during a Master or Target abort. (Not valid until abort occurs.)	Yes	No	1
25	A value of 0 indicates DMA CH 0 was the bus master during a Master or Target abort. (Not valid until abort occurs.)	Yes	No	1
26	A value of 0 indicates DMA CH 1 was the bus master during a Master or Target abort. (Not valid until abort occurs.)	Yes	No	1
27	A value of 0 indicates a Target Abort was generated by the PCI 9080 after 256 consecutive Master retries to a Target. (Not valid until abort occurs.)	Yes	No	1
28	A value of 1 indicates the PCI wrote data to the MailBox #0. Enabled only if MBOXINTENB is enabled (bit 3 high).	Yes	No	0
29	A value of 1 indicates the PCI wrote data to the MailBox #1. Enabled only if MBOXINTENB is enabled (bit 3 high).	Yes	No	0
30	A value of 1 indicates the PCI wrote data to the MailBox #2. Enabled only if MBOXINTENB is enabled (bit 3 high).	Yes	No	0
31	A value of 1 indicates the PCI wrote data to the MailBox #3. Enabled only if MBOXINTENB is enabled (bit 3 high).	Yes	No	0

4.5.12 (CNTRL; PCI:6Ch, LOC:ECh) EEPROM Control, PCI Command Codes, User I/O Control, Init Control Register

Table 4-59. (CNTRL; PCI:6Ch, LOC:ECh) EEPROM Control, PCI Command Codes, User I/O Control, Init Control Register

Field	Description	Read	Write	Value after Reset
3:0	PCI Read Command Code for DMA. This PCI command is sent out during DMA read cycles.	Yes	Yes	1110
7:4	PCI Write Command Code for DMA. This PCI command is sent out during DMA write cycles.	Yes	Yes	0111
11:8	PCI Memory Read Command Code for Direct Master. This PCI command is sent out during Direct Master read cycles.	Yes	Yes	0110
15:12	PCI Memory Write Command Code for Direct Master. This PCI command is sent out during Direct Master write cycles.	Yes	Yes	0111
16	General Purpose Output. A value of 1 causes the USER0 output to go high. A value of 0 causes the output to go low.	Yes	Yes	1
17	General Purpose Input. A value of 1 indicates the USER1 input pin is high. A value of 0 indicates the USER1 pin is low.	Yes	No	—
23:18	Reserved.	Yes	No	0
24	EEPROM Clock for Local or PCI Bus Reads or Writes to EEPROM. Toggling this bit generates an EEPROM clock. (Refer to the manufacturer's data sheet for the particular EEPROM being used.)	Yes	Yes	0
25	EEPROM Chip Select. For local or PCI bus reads or writes to EEPROM, setting this bit to 1 provides the EEPROM chip select.	Yes	Yes	0
26	Write Bit to EEPROM. For writes, this output bit is the input to the EEPROM. It is clocked into the EEPROM by the EEPROM clock.	Yes	Yes	0
27	Read EEPROM Data Bit. For reads, this input bit is the output of the EEPROM. It is clocked out of the EEPROM by the EEPROM clock.	Yes	No	—
28	EEPROM Present. A value of 1 indicates an EEPROM is present.	Yes	No	0
29	Reload Configuration Registers. When this bit is set to 0, writing a 1 causes the PCI 9080 to reload the PCI configuration registers from EEPROM.	Yes	Yes	0
30	PCI Adapter Software Reset. A value of 1 written to this bit holds the local bus logic in the PCI 9080 reset and LRESET0# asserted. The contents of the PCI configuration registers and Shared Run Time registers will not be reset. Software Reset can only be cleared from the PCI bus. (Local bus remains reset until this bit is cleared.)	Yes	Yes	0
31	Local Init Status. A value of 1 indicates local init done. Responses to PCI accesses are RETRYs until this bit is set. While input pin NB# is asserted low, this bit is forced to 1.	Yes	Yes	0

4.5.13 (PCIHIDR; PCI:70h, LOC:F0h) PCI Permanent Configuration ID Register

Table 4-60. (PCIHIDR; PCI:70h, LOC:F0h) PCI Permanent Configuration ID Register

Field	Description	Read	Write	Value after Reset
15:0	Permanent Vendor ID. Identifies the manufacturer of the device. Hardcoded to the PCI SIG issued vendor ID of PLX (10B5h).	Yes	No	10B5h
31:16	Permanent Device ID. Identifies the particular device. Hardcoded to the PLX part number for PCI interface chip PCI 9080.	Yes	No	9080h

4.5.14 (PCIHREV; PCI:74h, LOC:F4h) PCI Permanent Revision ID Register

Table 4-61. (PCIHREV; PCI:74h, LOC:F4h) PCI Permanent Revision ID Register

Field	Description	Read	Write	Value after Reset
7:0	Permanent Revision ID. Hardcoded to the silicon revision of the PCI 9080.	Yes	No	Current Rev #

4.6 DMA REGISTERS

4.6.1 (DMAMODE0; PCI:80h, LOC:100h) DMA Channel 0 Mode Register

Table 4-62. (DMAMODE0; PCI:80h, LOC:100h) DMA Channel 0 Mode Register

Field	Description	Read	Write	Value after Reset
1:0	Local Bus Width. A value of 00 indicates a bus width of 8 bits, a value of 01 indicates a bus width of 16 bits and a value of 10 or 11 indicates a bus width of 32 bits.	Yes	Yes	S = 01 J = 11 C = 11
5:2	Internal Wait States (data to data).	Yes	Yes	0
6	Ready Input Enable. A value of 1 enables Ready input. A value of 0 disables the Ready input.	Yes	Yes	0
7	BTERM Input Enable. A value of 1 enables BTERM input. A value of 0 disables the BTERM input. If this bit is set to 0, the PCI 9080 bursts 4 Lword maximum at a time.	Yes	Yes	0
8	Local Burst Enable. A value of 1 enables bursting. A value of 0 disables local bursting. If burst is disabled, the local bus performs continuous single cycles for burst PCI read/write cycles.	Yes	Yes	0
9	Chaining. A value of 1 indicates chaining mode is enabled. For chaining mode, the DMA source address, destination address and byte count are loaded from memory in PCI or local address spaces. A value of 0 indicates nonchaining mode is enabled.	Yes	Yes	0
10	Done Interrupt Enable. A value of 1 enables interrupt when done. A value of 0 disables interrupt when done. If the DMA Clear Count Mode is enabled, the interrupt won't occur until the byte count is cleared.	Yes	Yes	0
11	Local Addressing Mode. A value of 1 indicates local address LA[31:2] to be held constant. A value of 0 indicates local address is incremented.	Yes	Yes	0
12	Demand Mode. A value of 1 causes the DMA controller to operate in demand mode. In demand mode the DMA controller transfers data when its DREQ# input is asserted. It asserts DACK# to indicate the current local bus transfer is in response to the DREQ# input. The DMA controller transfers Lwords (32 bits) of data. This may result in multiple transfers for an 8- or 16-bit bus.	Yes	Yes	0
13	Write and Invalidate Mode for DMA Transfers. When set to 1, the PCI 9080 performs Write and Invalidate cycles to the PCI bus. The PCI 9080 supports Write and Invalidate sizes of 8 or 16 Lwords. The size is specified in the PCI Cache Line Size Register. If a size other than 8 or 16 is specified, the PCI 9080 performs write transfers rather than Write and Invalidate transfers. Transfers must start and end at the Cache Line Boundaries.	Yes	Yes	0
14	DMA EOT (End of Transfer) Enable. A value of 1 enables the EOT input pin. A value of 0 disables the EOT input pin.	Yes	Yes	0
15	DMA Stop Data Transfer Mode. A value of 0 sends a BLAST to terminate DMA transfer. A value of 1 indicates an EOT asserted or DREQ# negated during demand mode DMA terminates the DMA transfer.	Yes	Yes	0
16	DMA Clear Count Mode. When set to 1, the byte count in each chaining descriptor, if it is in local memory, is cleared when the corresponding DMA transfer is complete. <i>Note: If chaining descriptor is in PCI memory, the count will not be cleared.</i>	Yes	Yes	0
17	DMA Channel 0 Interrupt Select. A value of 1 routes the DMA Channel 0 interrupt to the PCI interrupt. A value of 0 routes the DMA Channel 0 interrupt to the local bus interrupt.	Yes	Yes	0
31:18	Reserved.	Yes	No	0

4.6.2 (DMAPADR0; PCI:84h, LOC:104h) DMA Channel 0 PCI Address Register

Table 4-63. (DMAPADR0; PCI:84h, LOC:104h) DMA Channel 0 PCI Address Register

Field	Description	Read	Write	Value after Reset
31:0	PCI Address Register. Indicates from where in the PCI memory space the DMA transfers (reads or writes) start.	Yes	Yes	0

4.6.3 (DMALADR0; PCI:88h, LOC:108h) DMA Channel 0 Local Address Register

Table 4-64. (DMALADR0; PCI:88h, LOC:108h) DMA Channel 0 Local Address Register

Field	Description	Read	Write	Value after Reset
31:0	Local Address Register. Indicates from where in the local memory space the DMA transfers (reads or writes) start.	Yes	Yes	0

4.6.4 (DMASIZ0; PCI:8Ch, LOC:10Ch) DMA Channel 0 Transfer Size (Bytes) Register

Table 4-65. (DMASIZ0; PCI:8Ch, LOC:10Ch) DMA Channel 0 Transfer Size (Bytes) Register

Field	Description	Read	Write	Value after Reset
22:0	DMA Transfer Size (Bytes). Indicates number of bytes to be transferred during DMA operation.	Yes	Yes	0
31:23	Reserved.	Yes	No	0

4.6.5 (DMADPR0; PCI:90h, LOC:110h) DMA Channel 0 Descriptor Pointer Register

Table 4-66. (DMADPR0; PCI:90h, LOC:110h) DMA Channel 0 Descriptor Pointer Register

Field	Description	Read	Write	Value after Reset
0	Descriptor Location. A value of 1 indicates the PCI address space. A value of 0 indicates the local address space.	Yes	Yes	0
1	End of Chain. A value of 1 indicates end of chain. A value of 0 indicates not end of chain descriptor. (Same as Nonchaining Mode.)	Yes	Yes	0
2	Interrupt after Terminal Count. A value of 1 causes an interrupt to be generated after the terminal count for this descriptor is reached. A value of 0 disables interrupts from being generated.	Yes	Yes	0
3	Direction of Transfer. A value of 1 indicates transfers from local bus to PCI bus. A value of 0 indicates transfers from PCI bus to local bus.	Yes	Yes	0
31:4	Next Descriptor Address. Quad word aligned (Bit [3:0] = 0000).	Yes	Yes	0

4.6.6 (DMAMODE1; PCI:94h, LOC:114h) DMA Channel 1 Mode Register

Table 4-67. (DMAMODE1; PCI:94h, LOC:114h) DMA Channel 1 Mode Register

Field	Description	Read	Write	Value after Reset
1:0	Local Bus Width. A value of 00 indicates a bus width of 8 bits, a value of 01 indicates a bus width of 16 bits and a value of 10 or 11 indicates a bus width of 32 bits.	Yes	Yes	S = 01 J = 11 C = 11
5:2	Internal Wait States (data to data).	Yes	Yes	0
6	Ready Input Enable. A value of 1 enables Ready input. A value of 0 disables the Ready input.	Yes	Yes	0
7	BTERM Input Enable. A value of 1 enables BTERM input. A value of 0 disables the BTERM input. If this bit is set to 0, the PCI 9080 bursts 4 Lword maximum at a time.	Yes	Yes	0
8	Local Burst Enable. A value of 1 enables bursting. A value of 0 disables local bursting. If burst is disabled, the local bus performs continuous single cycles for burst PCI read/write cycles.	Yes	Yes	0
9	Chaining. A value of 1 indicates chaining mode enabled. For chaining mode, the DMA source address, destination address and byte count are loaded from memory in PCI or Local address spaces. A value of 0 indicates nonchaining mode enabled.	Yes	Yes	0
10	Done Interrupt Enable. A value of 1 enables interrupt when done. A value of 0 disables interrupt when done. If the DMA Clear Count Mode is enabled, the interrupt won't occur until the byte count is cleared.	Yes	Yes	0
11	Local Addressing Mode. A value of 1 indicates local address LA[31:2] to be held constant. A value of 0 indicates local address is incremented.	Yes	Yes	0
12	Demand Mode. A value of 1 causes the DMA controller to operate in demand mode. In demand mode the DMA controller transfers data when its DREQ# input is asserted. It asserts DACK# to indicate the current local bus transfer is in response to the DREQ# input. The DMA controller transfers Lwords (32bits) of data. This may result in multiple transfers for an 8- or 16-bit bus.	Yes	Yes	0
13	Write and Invalidate Mode for DMA Transfers. When set to 1, the PCI 9080 performs Write and Invalidate cycles to the PCI bus. The PCI 9080 supports Write and Invalidate sizes of 8 or 16 Lwords. The size is specified in the PCI Cache Line Size Register. If a size other than 8 or 16 is specified, the PCI 9080 performs write transfers rather than Write and Invalidate transfers. Transfers must start and end at the Cache Line Boundaries.	Yes	Yes	0
14	DMA EOT (End of Transfer) Enable. A value of 1 enables EOT output pin. A value of 0 disables the EOT output pin.	Yes	Yes	0
15	DMA Stop Data Transfer Mode. A value of 0 BLAST terminates DMA transfer. A value of 1 indicates EOT asserted or DREQ# negated during demand mode DMA terminates the DMA transfer.	Yes	Yes	0
16	DMA Clear Count Mode. When set to 1, the byte count in each chaining descriptor, if it is in local memory, is cleared when the corresponding DMA transfer is complete. <i>Note: If chaining descriptor is in PCI memory, the count will not be cleared.</i>	Yes	Yes	0
17	DMA Channel 1 Interrupt Select. A value of 1 routes the DMA Channel 1 interrupt to the PCI interrupt. A value of 0 routes the DMA Channel 1 interrupt to the local bus interrupt.	Yes	Yes	0
31:18	Reserved.	Yes	No	0

4.6.7 (DMAPADR1; PCI:98h, LOC:118h) DMA Channel 1 PCI Address Register

Table 4-68. (DMAPADR1; PCI:98h, LOC:118h) DMA Channel 1 PCI Address Register

Field	Description	Read	Write	Value after Reset
31:0	PCI Data Address Register. Indicates from where in the PCI memory space the DMA transfers (reads or writes) start.	Yes	Yes	0

4.6.8 (DMALADR1; PCI:9Ch, LOC:11Ch) DMA Channel 1 Local Address Register

Table 4-69. (DMALADR1; PCI:9Ch, LOC:11Ch) DMA Channel 1 Local Address Register

Field	Description	Read	Write	Value after Reset
31:0	Local Data Address Register. Indicates from where in the local memory space the DMA transfers (reads or writes) start.	Yes	Yes	0

4.6.9 (DMASIZ1; PCI:A0h, LOC:120h) DMA Channel 1 Transfer Size (Bytes) Register

Table 4-70. (DMASIZ1; PCI:A0h, LOC:120h) DMA Channel 1 Transfer Size (Bytes) Register

Field	Description	Read	Write	Value after Reset
22:0	DMA Transfer Size (Bytes). Indicates the number of bytes to transfer during a DMA operation.	Yes	Yes	0
31:23	Reserved.	Yes	No	0

4.6.10 (DMADPR1; PCI:A4h, LOC:124h) DMA Channel 1 Descriptor Pointer Register

Table 4-71. (DMADPR1; PCI:A4h, LOC:124h) DMA Channel 1 Descriptor Pointer Register

Field	Description	Read	Write	Value after Reset
0	Descriptor Location. A value of 1 indicates the PCI address space. A value of 0 indicates the local address space.	Yes	Yes	0
1	End of Chain. A value of 1 indicates end of chain. A value of 0 indicates not end of chain descriptor. (Same as Nonchaining Mode.)	Yes	Yes	0
2	Interrupt after Terminal Count. A value of 1 causes an interrupt to be generated after the terminal count for this descriptor is reached. A value of 0 disables interrupts from being generated.	Yes	Yes	0
3	Direction of Transfer. A value of 1 indicates transfers from local bus to PCI bus. A value of 0 indicates transfers from PCI bus to local bus.	Yes	Yes	0
31:4	Next Descriptor Address. Quad word aligned (Bit [3:0] = 0000).	Yes	Yes	0

4.6.11 (DMACSR0; PCI:A8h, LOC:128h) DMA Channel 0 Command/Status Register

Table 4-72. (DMACSR0; PCI:A8h, LOC:128h) DMA Channel 0 Command/Status Register

Field	Description	Read	Write	Value after Reset
0	Channel 0 Enable. A value of 1 enables the channel to transfer data. A value of 0 disables the channel from starting a DMA transfer and if in the process of transferring data suspend transfer (Pause).	Yes	Yes	0
1	Channel 0 Start. Writing a 1 to this bit causes the channel to start transferring data if the channel is enabled.	No	Yes/Set	0
2	Channel 0 Abort. Writing a 1 to this bit causes the channel to abort the current transfer. The channel enable bit must be cleared. The channel complete bit is set when the abort is complete.	No	Yes/Set	0
3	Writing a 1 to this bit clears Channel 0 interrupts.	No	Yes/Clr	0
4	Channel 0 Done. A value of 1 indicates this channel's transfer is complete. A value of 0 indicates the channel transfer is not complete.	Yes	No	1
7:5	Reserved.	Yes	No	0

4.6.12 (DMACSR1; PCI:A9h, LOC:129h) DMA Channel 1 Command/Status Register

Table 4-73. (DMACSR1; PCI:A9h, LOC:129h) DMA Channel 1 Command/Status Register

Field	Description	Read	Write	Value after Reset
0	Channel 1 Enable. A value of 1 enables the channel to transfer data. A value of 0 disables the channel from starting a DMA transfer and if in the process of transferring data suspend transfer (Pause).	Yes	Yes	0
1	Channel 1 Start. Writing a 1 to this bit causes the channel to start transferring data if the channel is enabled.	No	Yes/Set	0
2	Channel 1 Abort. Writing a 1 to this bit causes the channel to abort the current transfer. The channel enable bit must be cleared. The channel complete bit is set when the abort is complete.	No	Yes/Set	0
3	Writing a 1 to this bit clears Channel 1 interrupts.	No	Yes/Clr	0
4	Channel 1 Done. A value of 1 indicates this channel's transfer is complete. A value of 0 indicates the channel transfer is not complete.	Yes	No	1
7:5	Reserved.	Yes	No	0

4.6.13 (DMAARB; PCI:ACH, LOC:12Ch) DMA Arbitration Register

Same as Local Arbitration register (LARBR) at address PCI:08h, LOC:88h (Table 4-35, "(LARBR; PCI:08h or ACh, LOC:88h or 12Ch) Local/DMA Arbitration Register").

4.6.14 (DMATHR; PCI:B0h, LOC:130h) DMA Threshold Register

Table 4-74. (DMATHR; PCI:B0h, LOC:130h) DMA Threshold Register

Field	Description	Read	Write	Value after Reset
3:0	DMA Channel 0 PCI to Local Almost Full (C0PLAF). Number of pairs of full entries (minus 1) in FIFO before requesting local bus for writes. (C0PLAF+1) + (C0PLAE+1) should be \leq FIFO Depth of 32.	Yes	Yes	0
7:4	DMA Channel 0 Local to PCI Almost Empty (C0LPAE). Number of empty entries (minus 1) in FIFO before requesting local bus for reads. (C0LPAF+1) + (C0LPAE+1) should be \leq FIFO depth of 32.	Yes	Yes	0
11:8	DMA Channel 0 Local to PCI Almost Full (C0LPAF). Number of pairs of full entries (minus 1) in FIFO before requesting PCI bus for writes.	Yes	Yes	0
15:12	DMA Channel 0 PCI to Local Almost Empty (C0PLAE). Number of empty entries (minus 1) in FIFO before requesting PCI bus for Reads.	Yes	Yes	0
19:16	DMA Channel 1 PCI to Local Almost Full (C1PLAF). Number of full entries (minus 1) in FIFO before requesting local bus for writes. (C1PLAF+1) + (C1PLAE+1) should be \leq FIFO depth of 16.	Yes	Yes	0
23:20	DMA Channel 1 Local to PCI Almost Empty (C1LPAE). Number of empty entries (minus 1) in FIFO before requesting local bus for reads. (C1PLAF+1) + (C1PLAE+1) should be \leq FIFO depth of 16	Yes	Yes	0
27:24	DMA Channel 1 Local to PCI Almost Full (C1LPAF). Number of full entries (minus 1) in FIFO before requesting PCI bus for writes.	Yes	Yes	0
31:28	DMA Channel 1 PCI to Local Almost Empty (C1PLAE). Number of empty entries (minus 1) in FIFO before requesting PCI bus for reads.	Yes	Yes	0

4.7 MESSAGING QUEUE REGISTERS

4.7.1 (OPLFIS; PCI:30h, LOC:B0) Outbound Post List FIFO Interrupt Status Register

Table 4-75. (OPLFIS; PCI:30h, LOC:B0) Outbound Post List FIFO Interrupt Status Register

Field	Description	Read	Write	Value after Reset
2:0	Reserved.	Yes	No	0
3	Outbound Post List FIFO Interrupt. This bit is set when the Outbound Post List FIFO is not empty. This bit is not effected by the interrupt mask bit.	Yes	No	0
31:4	Reserved.	Yes	No	0

4.7.2 (OPLFIM; PCI:34h, LOC:B4) Outbound Post List FIFO Interrupt Mask Register

Table 4-76. (OPLFIM; PCI:34h, LOC:B4) Outbound Post List FIFO Interrupt Mask Register

Field	Description	Read	Write	Value after Reset
2:0	Reserved.	Yes	No	0
3	Outbound Post List FIFO Interrupt Mask. Interrupt is masked when this bit is set.	Yes	Yes	1
31:4	Reserved.	Yes	No	0

4.7.3 (IQP; PCI:40h) Inbound Queue Port

Table 4-77. (IQP; PCI:40h) Inbound Queue Port

Field	Description	Read	Write	Value after Reset
31:0	<p>Value written by PCI master is stored into the Inbound Post List FIFO, which is located in local memory at the address pointed to by the Queue Base Address + FIFO Size + Inbound Post Head Pointer. From the time of the PCI write until the local memory write and update of the Inbound Post Queue Head Pointer, further accesses to this register result in a retry. A local interrupt is generated when the Inbound Post List FIFO is not empty.</p> <p>When the port is read by the PCI master, the value is read from the Inbound Free List FIFO, which is located in local memory at the address pointed to by the Queue Base Address + Inbound Free Tail Pointer. If the FIFO is empty, a value of FFFFFFFh is returned.</p>	PCI	PCI	0

4.7.4 (OQP; PCI:44h) Outbound Queue Port

Table 4-78. (OQP; PCI:44h) Outbound Queue Port

Field	Description	Read	Write	Value after Reset
31:0	<p>Value written by PCI master is stored into the Outbound Free List FIFO, which is located in local memory at the address pointed to by the Queue Base Address + (3*FIFO Size) + Outbound Free Head Pointer. From the time of the PCI write until the local memory write and update of the Outbound Free Head Pointer, further accesses to this register result in a retry. If the FIFO fills up, a local LSERR interrupt is generated.</p> <p>When the port is read by the PCI master, the value is read from the Outbound Post List FIFO, which is located in local memory at the address pointed to by the Queue Base Address + (2*FIFO Size) + Outbound Post Tail Pointer. If the FIFO is empty, a value of FFFFFFFh is returned. A PCI interrupt is generated if the Outbound Post List FIFO is not empty.</p>	PCI	PCI	0

4.7.5 (MQCR; PCI:C0h, LOC:140h) Messaging Queue Configuration Register

Table 4-79. (MQCR; PCI:C0h, LOC:140h) Messaging Queue Configuration Register

Field	Description	Read	Write	Value after Reset																								
0	Queue Enable. A value of 1 allows accesses to the Inbound and Outbound Queue ports. If cleared to 0, writes are accepted but ignored and reads return FFFFFFFF. All pointer initialization and frame allocation should be completed before enabling this bit.	Yes	Yes	0																								
5:1	<p>Circular FIFO Size. Defines the size of one of the circular FIFOs. Each of the four FIFOs are the same size. Each FIFO entry is one 32 bit word.</p> <p><u>FIFO Size Encoding</u></p> <table border="1"> <thead> <tr> <th>5:1</th> <th>Max entries per FIFO</th> <th>FIFO Size</th> <th>Total FIFO Memory</th> </tr> </thead> <tbody> <tr> <td>00001</td> <td>4K entries</td> <td>16 KB</td> <td>64 KB</td> </tr> <tr> <td>00010</td> <td>8K entries</td> <td>32 KB</td> <td>128 KB</td> </tr> <tr> <td>00100</td> <td>16K entries</td> <td>64 KB</td> <td>256 KB</td> </tr> <tr> <td>01000</td> <td>32K entries</td> <td>128 KB</td> <td>512 KB</td> </tr> <tr> <td>10000</td> <td>64K entries</td> <td>256 KB</td> <td>1 MB</td> </tr> </tbody> </table>	5:1	Max entries per FIFO	FIFO Size	Total FIFO Memory	00001	4K entries	16 KB	64 KB	00010	8K entries	32 KB	128 KB	00100	16K entries	64 KB	256 KB	01000	32K entries	128 KB	512 KB	10000	64K entries	256 KB	1 MB	Yes	Yes	00001
5:1	Max entries per FIFO	FIFO Size	Total FIFO Memory																									
00001	4K entries	16 KB	64 KB																									
00010	8K entries	32 KB	128 KB																									
00100	16K entries	64 KB	256 KB																									
01000	32K entries	128 KB	512 KB																									
10000	64K entries	256 KB	1 MB																									
31:6	Reserved.	Yes	No	0																								

4.7.6 (QBAR; PCI:C4h, LOC:144h) Queue Base Address Register

Table 4-80. (QBAR; PCI:C4h, LOC:144h) Queue Base Address Register

Field	Description	Read	Write	Value after Reset
19:0	Reserved.	Yes	No	0
31:20	Queue Base Address. Local memory base address of the Inbound and Outbound Queues (4 contiguous and equal size FIFOs). The Queue base address must be aligned on a 1 MB boundary.	Yes	Yes	0

4.7.7 (IFHPR; PCI:C8h, LOC:148h) Inbound Free Head Pointer Register

Table 4-81. (IFHPR; PCI:C8h, LOC:148h) Inbound Free Head Pointer Register

Field	Description	Read	Write	Value after Reset
1:0	Reserved.	Yes	No	0
19:2	Inbound Free Head Pointer. Local Memory Offset for Inbound Free List FIFO. This register is initialized as (0*FIFO Size) and maintained by the local CPU software.	Yes	Yes	0
31:20	Queue Base Address.	Yes	No	0

4.7.8 (IFTPR; PCI:CCh, LOC:14Ch) Inbound Free Tail Pointer Register

Table 4-82. (IFTPR; PCI:CCh, LOC:14Ch) Inbound Free Tail Pointer Register

Field	Description	Read	Write	Value after Reset
1:0	Reserved.	Yes	No	0
19:2	Inbound Free Tail Pointer. Local Memory Offset for Inbound Free List FIFO. This register is initialized as (0*FIFO Size) by the local CPU software. It is maintained by the MU hardware and is incremented modulo the FIFO size.	Yes	Yes	0
31:20	Queue Base Address.	Yes	No	0

4.7.9 (IPHPR; PCI:D0h, LOC:150h) Inbound Post Head Pointer Register

Table 4-83. (IPHPR; PCI:D0h, LOC:150h) Inbound Post Head Pointer Register

Field	Description	Read	Write	Value after Reset
1:0	Reserved.	Yes	No	0
19:2	Inbound Post Head Pointer. Local Memory Offset for Inbound Post List FIFO. This register is initialized as (1*FIFO Size) by the local CPU software. It is maintained by the MU hardware and is incremented modulo the FIFO size.	Yes	Yes	0
31:20	Queue Base Address.	Yes	No	0

4.7.10 (IPTPR; PCI:D4h, LOC:154h) Inbound Post Tail Pointer Register

Table 4-84. (IPTPR; PCI:D4h, LOC:154h) Inbound Post Tail Pointer Register

Field	Description	Read	Write	Value after Reset
1:0	Reserved.	Yes	No	0
19:2	Inbound Post Tail Pointer. Local Memory Offset for Inbound Post List FIFO. This register is initialized as (1*FIFO Size) and maintained by the local CPU software.	Yes	Yes	0
31:20	Queue Base Address.	Yes	No	0

4.7.11 (OFHPR; PCI:D8h, LOC:158h) Outbound Free Head Pointer Register

Table 4-85. (OFHPR; PCI:D8h, LOC:158h) Outbound Free Head Pointer Register

Field	Description	Read	Write	Value after Reset
1:0	Reserved.	Yes	No	0
19:2	Outbound Free Head Pointer. Local Memory Offset for Outbound Free List FIFO. This register is initialized as (3*FIFO Size) by the local CPU software and is maintained by the MU hardware and is incremented modulo the FIFO size.	Yes	Yes	0
31:20	Queue Base Address.	Yes	No	0

4.7.12 (OFTPR; PCI:DCh, LOC:15Ch) Outbound Free Tail Pointer Register

Table 4-86. (OFTPR; PCI:DCh, LOC:15Ch) Outbound Free Tail Pointer Register

Field	Description	Read	Write	Value after Reset
1:0	Reserved.	Yes	No	0
19:2	Outbound Free Tail Pointer. Local Memory Offset for Outbound Free List FIFO. This register is initialized as (3*FIFO Size) and maintained by the local CPU software.	Yes	Yes	0
31:20	Queue Base Address.	Yes	No	0

4.7.13 (OPHPR; PCI:E0h, LOC:160h) Outbound Post Head Pointer Register

Table 4-87. (OPHPR; PCI:E0h, LOC:160h) Outbound Post Head Pointer Register

Field	Description	Read	Write	Value after Reset
1:0	Reserved.	Yes	No	0
19:2	Outbound Post Head Pointer. Local Memory Offset for Outbound Post List FIFO. This register is initialized as (2*FIFO Size) and maintained by the local CPU software.	Yes	Yes	0
31:20	Queue Base Address.	Yes	No	0

4.7.14 (OPTPR; PCI:E4h, LOC:164h) Outbound Post Tail Pointer Register

Table 4-88. (OPTPR; PCI:E4h, LOC:164h) Outbound Post Tail Pointer Register

Field	Description	Read	Write	Value after Reset
1:0	Reserved.	Yes	No	0
19:2	Outbound Post Tail Pointer. Local Memory Offset for Outbound Post List FIFO. This register is initialized as (2*FIFO Size) and maintained by the MU hardware and is incremented modulo the FIFO size.	Yes	Yes	0
31:20	Queue Base Address	Yes	No	0

4.7.15 (QSR; PCI:E8h, LOC:168h) Queue Status/Control Register

Table 4-89. (QSR; PCI:E8h, LOC:168h) Queue Status/Control Register

Field	Description	Read	Write	Value after Reset
0	Queue Decode Enable. When this bit is set, Mailbox registers 0 and 1 are replaced by the Inbound and Outbound Queue Port Registers.	Yes	Yes	0
1	Queue Local Space Select. When this bit is set to 0, use local address space 0 bus region descriptor for queue accesses. When this bit is set to 1, use local address space 1 bus region descriptor for queue accesses.	Yes	Yes	0
2	Outbound Post List FIFO Prefetch Enable. When this bit is set, prefetching occurs from the Outbound Post List FIFO if not empty.	Yes	Yes	0
3	Inbound Free List FIFO Prefetch Enable. When this bit is set, prefetching occurs from the Inbound Free List FIFO if not empty.	Yes	Yes	0
4	Inbound Post List FIFO Interrupt Mask. Interrupt is masked when bit is set.	Yes	Yes	1
5	Inbound Post List FIFO Interrupt. This bit is set when the Inbound Post List FIFO is not empty. This bit is not effected by the interrupt mask bit.	Yes	No	0
6	Outbound Free List FIFO Overflow Interrupt Mask. Interrupt is masked when bit is set.	Yes	Yes	1
7	Outbound Free List FIFO Overflow Interrupt. This bit is set when the Outbound Free List FIFO becomes full. A local LSERR (NMI) interrupt is generated. Writing a 1 clears the interrupt.	Yes	Yes/Clr	0
31:8	Unused.	Yes	No	0

5. PIN DESCRIPTION

5.1 PIN SUMMARY

The tables in this section describe the PCI 9080 pins. Table 5-1 through Table 5-4 provide pin information common to all three local bus modes of operation (that is, C, J, and S modes):

- Power and Ground Pin Description
- EEPROM Interface Pin Description
- PCI System Bus Interface Pin Description
- Local Bus Mode and Processor Independent Interface Pin Description

The pins in Table 5-5 through Table 5-7 correspond to the local bus modes of the PCI 9080:

- C Bus Mode Interface Pin Description (32-bit address/32-bit data, nonmultiplexed)
- J Bus Mode Interface Pin Description (32-bit address/32-bit data, multiplexed)
- S Bus Mode Interface Pin Description (32-bit address/16-bit data, multiplexed)

The following pins have internal pull-ups:

ADMODE, BIGEND#, BTERM#, DREQ0#, DREQ1#, EEDO, EESEL, LINTi#, LLOCK#, LRESETi#, NB#, PCIVOLT, READYi#, S[2:0], and SHORT#.

The following pins have internal pull-downs:

BREQ, LHOLDA, TEST, USERI, and WAITI#.

For a visual view of the chip pin layout, refer to Figure 7-3, "9080 PIN OUT (S Mode, J Mode, and C Mode)," in Section 7, "Package Mechanical Dimensions."

The following abbreviations are used in the tables:

- I/O Input and Output Pin
- I Input Pin Only
- O Output Pin Only
- TS Tri-state Pin
- OC Open Collector Pin
- TP Totem Pole Pin
- STS Sustained Tri-state Pin, driven high for 1 CLK before float
- DTS Driven Tri-state Pin, driven high for 1/2 CLK before float

Design Notes: PULL up/down (use 3 kΩ - 10 kΩ).

All local bus internal pull-ups go through a 2 kΩ resistor. All local bus internal pull-downs go through a 100 kΩ resistor.

All local tri-state I/O pins should have external pull-ups.

Unspecified pins are not connected.

Note: For PCI Pins, DO NOT pull up or pull down any pins unless the PCI 9080 is being used in an embedded design. Refer to the PCI Local Bus Specification, Revision 2.1, page 123.

5.2 PINOUT COMMON TO ALL BUS MODES

Table 5-1. Power and Ground Pin Description

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
TEST	Test	1	I	49	Test Pin. Pull high for test, low for normal operation. When TEST is pulled high, all outputs except USERO (pin 27) are placed in tri-state. USERO provides a NAND-TREE output when TEST is pulled high.
PCIVOLT	PCI Voltage Select	1	I	170	High = Select 5 V PCI interface, Low = Select 3.3 V PCI interface.
VDDL (Core)	Power (+5 V)	6	I	53, 68, 105, 144, 157, 167	Five volt power supply pins for Core. Liberal .01 μ F to .1 μ F decoupling capacitors should be placed near the PCI 9080.
VDDH (PCI)	Power (+5 V or +3.3 V)	3	I	38, 60, 83	Power supply pins for PCI bus pins. Liberal .01 μ F to .1 μ F decoupling capacitors should be placed near the PCI 9080.
VDDH (Local)	Power (+5 V)	3	I	1, 124, 184	Power supply pins for local bus pins. Liberal .01 μ F to .1 μ F decoupling capacitors should be placed near the PCI 9080.
VSS	Ground	20	I	22, 37, 45, 52, 59, 67, 75, 82, 90, 98, 104, 114, 123, 134, 143, 156, 166, 183, 193, 208	Ground pins.

Table 5-2. EEPROM Interface Pin Description

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
EECS	EEPROM Chip Select	1	O TP 8 mA	176	EEPROM chip select.
EEDI	EEPROM Data IN	1	O TP 8 mA	172	Write data to EEPROM.
EEDO	EEPROM Data OUT	1	I	171	Read data from EEPROM.
EESK	Serial Data Clock	1	O TP 8 mA	173	EEPROM clock.
SHORT#	Load Short	1	I	174	When active low, only five 32-bit registers are loaded from the EEPROM. When active high, all local configuration registers are also loaded from EEPROM.
EESEL	EEPROM Select	1	I	175	When high, use 93CS46 (1K bit) EEPROM. When low, use 93CS56 (2K bit) EEPROM.

Note: The EEPROM interface operates at the Core voltage (+5 V). The PCI 9080 requires the use of a serial EEPROM that can operate up to 1 MHz.

Table 5-3. PCI System Bus Interface Pin Description

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
AD[31:0]	Address and Data	32	I/O TS PCI	32-36, 39-44, 46-47, 76-81, 84-89, 91-97	All multiplexed on the same PCI pins. A bus transaction consists of an address phase followed by one or more data phases. The PCI 9080 supports both read and write bursts.
C/BE[3:0]#	Bus Command and Byte Enables	4	I/O TS PCI	70-73	All multiplexed on the same PCI pins. During the address phase of a transaction, C/BE[3:0]# defines the bus command. During the data phase C/BE[3:0]# are used as Byte Enables. Refer to PCI spec for further detail if needed.
CLK	Clock	1	I	54	Provides timing for all transactions on PCI and is an input to every PCI device. PCI operates up to 33 MHz.
DEVSEL#	Device Select	1	I/O STS PCI	64	When actively driven, indicates the driving device has decoded its address as the target of the current access. As an input, indicates whether any device on the bus is selected.
FRAME#	Cycle Frame	1	I/O STS PCI	57	Driven by the current master to indicate the beginning and duration of an access. FRAME# is asserted to indicate a bus transaction is beginning. While FRAME# is asserted, data transfers continue. When FRAME# is negated, the transaction is in the final data phase.
GNT#	Grant	1	I	51	Indicates to the agent that access to the bus is granted. Every master has its own REQ# and GNT#.
IDSEL	Initialization Device Select	1	I	63	Used as a chip select during configuration read and write transactions.
INTA#	Interrupt A	1	O OC PCI	55	Used to request an interrupt.
IRDY#	Initiator Ready	1	I/O STS PCI	61	Indicates the ability of the initiating agent (bus master) to complete the current data phase of the transaction.
LOCK#	Lock	1	I/O STS PCI	69	Indicates an atomic operation that may require multiple transactions to complete.
PAR	Parity	1	I/O TS PCI	74	Even parity across AD[31:0] and C/BE[3:0]#. Parity generation is required by all PCI agents. PAR is stable and valid one clock after the address phase. For data phases, PAR is stable and valid one clock after either IRDY# is asserted on a write transaction or TRDY# is asserted on a read transaction. Once PAR is valid, it remains valid until one clock after the completion of the current data phase.
PERR#	Parity Error	1	I/O STS PCI	65	The reporting of data parity errors during all PCI transactions, except during a Special Cycle.
REQ#	Request	1	O PCI	50	Indicates to the arbiter that this agent needs to use the bus. Every master has its own GNT# and REQ#.
RST#	Reset	1	I	56	Used to bring PCI-specific registers, sequencers and signals to a consistent state.
SERR#	Systems Error	1	O OC PCI	66	Reports address parity errors, data parity errors on the Special Cycle command, or any other system error where the result will be catastrophic.
STOP#	Stop	1	I/O STS PCI	62	Indicates the current target is requesting the master to stop the current transaction.
TRDY#	Target Ready	1	I/O STS PCI	58	Indicates the ability of the target agent (selected device) to complete the current data phase of the transaction.

Table 5-4. Local Bus Mode and Processor Independent Interface Pin Description

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
ADMODE	Address Decode Mode	1	I	20	Determines how S[2:0] are used to access the PCI 9080 internal registers.
BIGEND#	Big Endian Select	1	I	48	Can be asserted during the local bus address phase of a Direct Master transfer or a configuration register access to specify use of Big Endian byte ordering. Big Endian byte order for Direct Master transfers or configuration register accesses is also programmable through configuration registers.
BPCLKO	Buffered PCI Clock Output	1	O TP 8 mA	168	Provides a buffered PCI clock output.
BREQ	Bus Request	1	I	169	Asserted to indicate a local bus master requires the bus. If enabled through the PCI 9080 configuration registers, the PCI 9080 releases the bus during a DMA transfer if this signal is asserted.
BREQo	Bus Request Out	1	O TP 8 mA	21	Asserted to indicate the PCI 9080 requires the bus to perform a direct PCI to local bus access while a Direct Master access is pending on the local bus. It can be used with external logic to generate backoff to a local bus master. Its operational parameters are set up through the PCI 9080 configuration registers.
BTERMo#	Burst Terminate Out	1	O DTS 8 mA	28	Asserted, along with READYo#, to request the break up of a burst and the start of a new address cycle (Abort only).
DACK[1:0]#	DMA Acknowledge Outputs	2	O TP 8 mA	25, 30	When a channel is programmed through the configuration registers to operate in demand mode, its DACK output indicates a DMA transfer is being executed. DACK0# corresponds to PCI 9080 DMA Ch 0 and DACK1# to DMA Ch 1.
DMPAF#	Direct Master Programmable Almost Full	1	O TP 8 mA	8	Direct Master write FIFO almost full status output. Programmable through a configuration register.
DP[3:0]	Data Parity	4	I/O TS 8 mA	12-15	Parity is even for each of up to 4 byte lanes on the local bus. Parity is checked for writes to the PCI 9080 or reads by the PCI 9080. Parity is generated for reads from the PCI 9080 or writes by the PCI 9080.
DREQ[1:0]#	DMA Request Inputs	2	I	24, 29	When a channel is programmed through the configuration registers to operate in demand mode, its DREQ input serves as a DMA request. DREQ0# corresponds to PCI 9080 DMA Ch 0 and DREQ1# to DMA Ch 1.
LDSHOLD	Direct Slave HOLD Request	1	O TP 8 mA	165	Asserted concurrent with LHOLD to indicate the PCI 9080 is requesting use of the Local Bus in order to perform a Direct Slave transfer.
LINTi#	Local Interrupt In	1	I	151	When asserted low, causes a PCI interrupt.
LINTo#	Local Interrupt Out	1	O TP 8 mA	152	Synchronous level output that remains asserted as long as an interrupt condition exists. If an edge level interrupt is required, disabling and then enabling local interrupts through the interrupt/control status register creates an edge if an interrupt condition still exists or a new interrupt condition occurs.
LLOCKo#	Bus Lock	1	O TP 8 mA	7	Indicates an atomic operation for a Direct Slave PCI to local bus access may require multiple transactions to complete.
LRESETi#	Local Reset Input	1	I	150	Resets the local bus portion of the PCI 9080, the local configuration registers and the DMA configuration registers. Also causes the local reset output to be asserted.

Table 5-4. Local Bus Mode and Processor Independent Interface Pin Description (continued)

Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function															
LSERR#	System Error Interrupt Output	1	O TP 8 mA	23	Synchronous level output that is asserted when the PCI bus Target Abort or Master Abort status bit is set in the PCI Status Configuration Register. If an edge level interrupt is required, disabling and then enabling LSERR# interrupts through the interrupt/control status creates an edge if an interrupt condition still exists or a new interrupt condition occurs.															
MODE[1:0]	Bus Mode	2	I	9, 10	Selects the bus operation mode of the PCI 9080: <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th>Bit 1</th> <th>Bit 0</th> <th>Bus Mode</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>C</td> </tr> <tr> <td>0</td> <td>1</td> <td>J</td> </tr> <tr> <td>1</td> <td>0</td> <td>S</td> </tr> <tr> <td>1</td> <td>1</td> <td>Reserved</td> </tr> </tbody> </table>	Bit 1	Bit 0	Bus Mode	0	0	C	0	1	J	1	0	S	1	1	Reserved
Bit 1	Bit 0	Bus Mode																		
0	0	C																		
0	1	J																		
1	0	S																		
1	1	Reserved																		
NB#	No Local Bus Initialization	1	I	26	Externally forces Local Init Done bit in the Init Control Register to 1. The Init Done bit is also programmable through local bus configuration accesses. The PCI 9080 issues RETRYs to all PCI accesses until the Local Init Done bit is set. If this bit is not going to be set by a local processor, tie NB# low.															
PCHK#	Data Parity Check	1	O TP 8 mA	16	Parity is checked for writes to the PCI 9080 or reads by the PCI 9080. Parity is checked for each byte lane with its byte enable asserted. Asserted in the clock cycle following the data being checked if a parity error is detected.															
S[2:0]	Address Select	3	I	17-19	If ADMODE is high, internal PCI 9080 registers are selected when LA[31:29] match S[2:0]. If ADMODE is low, the internal PCI 9080 registers are selected when S0 is asserted low.															
USERI	User Input	1	I	31	General purpose input that can be read from the PCI 9080 configuration registers.															
USERO	User Output	1	O TP 12 mA	27	General purpose output controlled from the PCI 9080 configuration registers.															
WAITI#	Wait Input	1	I	6	Can be asserted to cause the PCI 9080 to insert wait states for local direct master accesses to the PCI bus. Can be thought of as a ready input for direct master accesses.															
WAITO#	Wait Out	1	O TS 8 mA	149	Indicates the PCI 9080 programmable wait state generator status. WAITO# is asserted when wait states are being caused by the internal wait state generator. Can be thought of as an output providing ready out status.															

5.3 C BUS MODE PINOUT

Table 5-5. C Bus Mode Interface Pin Description

C Mode Bus Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
ADS#	Address Strobe	1	I/O TS 12 mA	154	Indicates a valid address and the start of a new bus access. Asserted for the first clock of a bus access.
BLAST#	Burst Last	1	I/O TS 8 mA	155	Signal driven by the current local bus master to indicate the last transfer in a bus access.
BTERM#	Burst Terminate	1	I	146	For processors that burst up to 4 Lwords. If BTERM# is disabled through the PCI 9080 configuration registers, the PCI 9080 also bursts up to 4 Lwords. If enabled, the PCI 9080 continues to burst until a BTERM# input is asserted. BTERM# is a ready input that breaks up a burst cycle and causes another address cycle to occur. Used in conjunction with the PCI 9080 programmable wait state generator.
DEN#	Data Enable	1	O TS 12 mA	145	Used in conjunction with DT/R# to provide control for data transceivers attached to the local bus.
DT/R#	Data Transmit/Receive	1	O TS 12 mA	138	Used in conjunction with DEN# to provide control for data transceivers attached to the local bus. When asserted, the signal indicates the PCI 9080 receives data.
LW/R#	Write/Read	1	I/O TS 12 mA	137	Asserted low for reads and high for writes.
LLOCK#	Bus Lock	1	I	153	Indicates an atomic operation that may require multiple transactions to complete. Used by the PCI 9080 for direct local access to the PCI bus.
LA[31:2]	Address Bus	30	I/O TS 8 mA	136, 135, 133-125, 122-115, 113-106, 103-101	Carries the upper 30 bits of the physical address bus. During bursts, LA3 and LA2 increment to indicate successive data cycles.
LD[31:0]	Data Bus	32	I/O TS 8 mA	177-182, 185-192, 194-207, 2-5	Carries 32, 16, or 8 bit data quantities depending on bus width configuration.

Table 5-5. C Bus Mode Interface Pin Description (continued)

C Mode Bus Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
LBE[3:0]#	Byte Enables	4	I/O TS 12 mA	139-142	<p>Encoded, based on configured bus width, as follows:</p> <p>32-bit bus:</p> <p>For a 32-bit bus, the four byte enables indicate which of the four bytes are active during a data cycle:</p> <p>BE3# Byte Enable 3—LD[31:24] BE2# Byte Enable 2—LD[23:16] BE1# Byte Enable 1—LD[15:8] BE0# Byte Enable 0—LD[7:0]</p> <p>16-bit bus:</p> <p>For a 16-bit bus, BE3#, BE1# and BE0# are encoded to provide BHE#, A1 and BLE#, respectively:</p> <p>BE3# Byte High Enable (BHE#)—LD[15:8] BE2# not used BE1# Address bit 1 (A1) BE0# Byte Low Enable (BLE#)—LD[7:0]</p> <p>8-bit bus:</p> <p>For an 8-bit bus, BE1# and BE0# are encoded to provide A1 and A0, respectively:</p> <p>BE3# not used BE2# not used BE1# Address bit 1 (A1) BE0# Address bit 0 (A0)</p>
LCLK	Local Processor Clock	1	I	160	Local clock input
LHOLD	Hold Request	1	O TP 8 mA	158	Asserted to request use of the local bus. The local bus arbiter asserts LHOLDA when control is granted.
LHOLDA	Hold Acknowledge	1	I	159	Asserted by the local bus arbiter when control is granted in response to LHOLD. The bus should not be granted to the PCI 9080 unless requested by LHOLD.
LRESETo#	Local Bus Reset Out	1	O TP 8 mA	11	Asserted when the PCI 9080 chip is reset. Used to drive the RESET# input of the local processor.
READYi#	Ready In	1	I	147	When the PCI 9080 is a bus master, indicates that read data on the bus is valid or that a write data transfer is complete. Used in conjunction with the PCI 9080 programmable wait state generator.
READYo#	Ready Out	1	O DTS 8 mA	148	When a local bus access is made to the PCI 9080, indicates read data on the bus is valid or a write data transfer is complete. READYo# can be connected to READYi#.
EOT0#	End of Transfer for DMA Ch 0	1	I	163	Terminates the current DMA Ch 0 transfer.
EOT1#	End of Transfer for DMA Ch 1	1	I	164	Terminates the current DMA Ch 1 transfer.

5.4 J BUS MODE PINOUT

Table 5-6. J Bus Mode Interface Pin Description

J Bus Mode Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
ALE	Address Latch Enable	1	O TS 8 mA	161	Asserted during the address phase and negated before the data phase.
ADS#	Address Strobe	1	I/O TS 12 mA	154	Indicates the valid address and the start of a new bus access. Asserted for the first clock of a bus access.
BLAST#	Burst Last	1	I/O TS 8 mA	155	Signal driven by the current local bus master to indicate the last transfer in a bus access.
BTERM#	Burst Terminate	1	I	146	For processors that burst up to 4 Lwords. If BTERM# is disabled through the PCI 9080 configuration registers, the PCI 9080 also bursts up to 4 Lwords. If enabled, the PCI 9080 continues to burst until a BTERM# input is asserted. BTERM# is a ready input that breaks up a burst cycle and causes another address cycle to occur. Used in conjunction with the PCI 9080 programmable wait state generator.
DEN#	Data Enable	1	I/O TS 12 mA	145	As an input, DEN# must only be asserted during data phases. For processor systems in which ADS# is not asserted during the data phase, DEN# can be pulled high. As an output, DT/R# is used in conjunction with DEN# to provide control for data transceivers attached to the local bus.
DT/R#	Data Transmit/Receive	1	O TS 12 mA	138	Used in conjunction with DEN# to provide control for data transceivers attached to the local bus. When asserted the signal indicates the PCI 9080 receives data.
LW/R#	Write/Read	1	I/O TS 12 mA	137	Asserted low for reads and high for writes.
LABS[3:2]	Address Bus Burst	2	I/O TS 8 mA	162,163	Carries the word address of the 32 bit memory address. These bits are incremented during a burst access.
LAD[31:0]	Address/Data Bus	32	I/O TS 8 mA	136, 135, 133-125, 122-115, 113-106, 103-99	During the address phase, the bus carries the upper 30 bits of the physical address bus. During the data phase, the bus carries 32 bits of data.

Table 5-6. J Bus Mode Interface Pin Description (continued)

J Mode Bus Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
LBE[3:0]#	Byte Enables	4	I/O TS 12 mA	139-142	<p>The byte enables are encoded based on configured bus width as follows:</p> <p>32-Bit Bus:</p> <p>For a 32-bit bus, the four byte enables indicate which of the four bytes are active during a data cycle:</p> <p>BE3# Byte Enable 3—LAD[31:24] BE2# Byte Enable 2—LAD[23:16] BE1# Byte Enable 1—LAD[15:8] BE0# Byte Enable 0—LAD[7:0]</p> <p>16-Bit Bus:</p> <p>For a 16-bit bus, BE3#, BE1# and BE0# are encoded to provide BHE#, A1 and BLE#, respectively:</p> <p>BE3# Byte High Enable (BHE#)—LAD[15:8] BE2# not used BE1# Address bit 1 (A1) BE0# Byte Low Enable (BLE#)—LAD[7:0]</p> <p>8-Bit Bus:</p> <p>For an 8-bit bus, BE1# and BE0# are encoded to provide A1 and A0, respectively:</p> <p>BE3# not used BE2# not used BE1# Address bit 1 (A1) BE0# Address bit 0 (A0)</p>
LCLK	System Clock	1	I	160	Local clock input.
LHOLD	Hold Request	1	O TP 8 mA	158	Asserted to request use of the local bus. The local bus arbiter asserts LHOLDA when control is granted.
LHOLDA	Hold Acknowledge	1	I	159	Asserted by the local bus arbiter when control is granted in response to LHOLD. The bus should not be granted to the PCI 9080 unless requested by LHOLD.
LLOCK#	Bus Lock	1	I	153	Indicates an atomic operation that may require multiple transactions to complete. Used by the PCI 9080 for direct local access to the PCI bus.
LRESETo#	Local Bus Reset Out	1	O TP 8 mA	11	Asserted when the PCI 9080 chip is reset.
READYi#	Ready In	1	I	147	When the PCI 9080 is a bus master, READYi# is used to indicate read data on the bus is valid or a write data transfer is complete. READYi# is used in conjunction with the PCI 9080 programmable wait state generator.
READYo#	Ready Out	1	O DTS 8 mA	148	When a local bus access is made to the PCI 9080, indicates that read data on the bus is valid or that a write data transfer is complete. READYo# can be connected to READYi#.
EOT0#	End of Transfer for DMA Ch 0	1	I	4	Terminates the current DMA Ch 0 transfer.
EOT1#	End of Transfer for DMA Ch 1	1	I	5	Terminates the current DMA Ch 1 transfer.

5.5 S BUS MODE PINOUT

Table 5-7. S Bus Mode Interface Pin Description

S Bus Mode Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
ALE	Address Latch Enable	1	O TS 8 mA	161	Asserted during the address phase and negated before the data phase.
AS#	Address Strobe	1	I/O TS 12 mA	154	Indicates valid address and the start of a new bus access. Asserted for the first clock of a bus access.
BLAST#	Burst Last	1	I/O TS 8 mA	155	Signal driven by the current local bus master to indicate the last transfer in a bus access.
BTERM#	Burst Terminate	1	I	146	For processor that burst up to 8 words and do not use a BTERM# input. If BTERM# is disabled through the PCI 9080 configuration registers, the PCI 9080 also bursts up to 8 words. If enabled, the PCI 9080 continues to burst until a BTERM# input is asserted. BTERM# breaks up a burst cycle and causes another address cycle to occur. Used in conjunction with the PCI 9080 programmable wait state generator.
DEN#	Data Enable	1	O TS 12 mA	145	Used in conjunction with DT/R# to provide control for data transceivers attached to the local bus.
DT/R#	Data Transmit/Receive	1	O TS 12 mA	138	Used in conjunction with DEN# to provide control for data transceivers attached to the local bus. When asserted, the signal indicates the PCI 9080 is receiving data.
LA[31:16]	Address Bus	16	I/O TS 8 mA	136, 135, 133-125, 122-118	Carries the upper 16 bits of the address.
LABS[3:1]	Address Bus Burst	3	I/O TS 8 mA	162-164	Carries the word address of the 32 bit memory address. These bits are incremented during a burst access.
LAD[15:1],D0	Address/Data Bus	16	I/O TS 8 mA	117-115, 113-106, 103-99	During the address phase, carries the lower physical address bits. During the data phase, carries 16 bits of data.
LBE[1:0]#	Byte Enables	2	I/O TS 12 mA	141,142	Indicate which of the two bytes are active during a data cycle.
LCLK	Local Clock	1	I	160	Local clock input. <i>Note: For i960³ S processor systems, CLK2 input. The i960³ S processor's RESET# input must be connected to the PCI 9080 LRESETo# output. This enables the PCI 9080 to determine the phase of the 2x clock processor.</i>
LHOLD	Hold Request	1	O TP 8 mA	158	Asserted to request use of the local bus. The local bus arbiter asserts LHOLDA when control is granted.
LHOLDA	Hold Acknowledge	1	I	159	Asserted by the local bus arbiter when control is granted in response to LHOLD. The bus should not be granted to the PCI 9080 unless requested by LHOLD.

Table 5-7. S Bus Mode Interface Pin Description (continued)

S Bus Mode Symbol	Signal Name	Total Pins	Pin Type	Pin Number	Function
LLOCK#	Bus Lock	1	I	153	Indicates an atomic operation that may require multiple transactions to complete. Used by the PCI 9080 for direct local access to the PCI bus.
LRESETo#	Local Bus Reset Out	1	O TP 8 mA	11	Asserted when the PCI 9080 chip is reset. <i>Note: For i960³ S processors, this output must be used to drive the Reset Input of the i960³ S processor. This enables the PCI 9080 to determine the phase of the 2x clock processor.</i>
LW/R#	Write/Read	1	I/O TS 12 mA	137	Asserted low for reads and high for writes.
READYi#	Ready In	1	I	147	When the PCI 9080 is a bus master, READYi# is used to indicate read data on the bus is valid or a write data transfer is complete. READYi# is used in conjunction with the PCI 9080 programmable wait state generator.
READYo#	Ready Out	1	O DTS 8 mA	148	When a local bus access is made to the PCI 9080, indicates that read data on the bus is valid or that a write data transfer is complete. READYo# can be connected to READYi#.
EOT0#	End of Transfer for DMA Ch 0	1	I	4	Terminates the current DMA Ch 0 transfer.
EOT1#	End of Transfer for DMA Ch 1	1	I	5	Terminates the current DMA Ch 1 transfer.

6. ELECTRICAL SPECIFICATIONS

Table 6-1. Absolute Maximum Ratings

Specification	Maximum Rating
Storage Temperature	-65 °C to +150 °C
Ambient Temperature with Power Applied	-55 °C to +125 °C
Supply Voltage to Ground	-0.5 V to +7.0 V
Input Voltage (VIN)	VSS - 0.5 V VDD + 0.5 V
Output Voltage (VOUT)	VSS - 0.5 V VDD + 0.5 V

Table 6-2. Operating Ranges

Ambient Temperature	Supply Voltage (VDD)	Input Voltage (VIN)
0 °C to +70 °C	5 V ± 5%	Min = VSS Max = VDD

Table 6-3. Operating Ranges

Parameter	Test Conditions	Pin Type	Typical Value	Units
CIN	VIN = 2.0 V f = 1 MHz	Input	5	pF
COU	VOUT = 2.0 V f = 1 MHz	Output	10	pF

Table 6-4. Electrical Characteristics Estimated over Operating Range

Parameter	Description	Test Conditions		Min	Max	Units
VOH	Output High Voltage	VDD = Min	IOH = -4.0 mA	2.4		V
VOL	Output Low Voltage	VIN = VIH or VIL	IOL per Tables		0.4	V
VIH	Input High Level			2.0		V
VIL	Input Low Level				0.8	V
VOH3	PCI 3.3V Output High Voltage	VDD = Min	IOH = -4.0 mA			V
VOL3	PCI 3.3V Output Low Voltage	VIN = VIH or VIL	IOL per Tables			V
VIH3	PCI 3.3V Input High Level					V
VIL3	PCI 3.3V Input Low Level					V
ILI	Input Leakage Current	VSS ≤ VIN ≤ VDD VDD = Max		-10	+10	μA
IOZ	Tri-State Output Leakage Current	VDD = Max VSS ≤ VIN ≤ VDD		-10	+10	μA
ICC	Power Supply Current	VDD=5.25 V, PCLK=LCLK=33 MHz			130	mA




Figure 6-1. PCI 9080 Local Input Setup and Hold Waveform

Table 6-5. AC Electrical Characteristics (Local Outputs) Estimated over Operating Range

Signals (Synchronous Inputs) C _L = 50 pF, VCC = 5.0 ± 5%	T _{SETUP} (nsec)	T _{HOLD} (nsec) (WORST CASE)
LHOLDA	7	2
ADS#	7	2
BLAST#	7	2
LD[31:0]	7	2
LA[31:0]	7	-
DP[3:0]	7	2
BTERM#	7	2
DREQ[1:0]#	7	2
READYi#	7	2
Input Clocks	Min	Max
Local Clock Input Frequency	0	40 MHz
PCI Clock Input Frequency	0	33 MHz




Figure 6-2. PCI 9080 Local Output Delay

Table 6-6. AC Electrical Characteristics (Local Outputs) Estimated over Operating Range

Signals (Synchronous Outputs) $C_L = 50 \text{ pF}$, $V_{CC} = 5.0 \pm 5\%$	$T_{\text{VALID (MIN) NSEC}}$ (HOLD)	$T_{\text{VALID (MAX) NSEC}}$ (WORST CASE)
LHOLD	4.5	14
LDSHOLD	5	16
ADS#	4.7	14.5
BLAST#	5.1	15
LBE[3:0]#	4.7	16
LW/R#	4.6	14.5
LD[31:0]	5.5	20
LA[31:0]	5.4	15
DT/R#	4.7	14.6
DEN#	4.7	14.4
READYo#	4.7	13.5
DP[3:0]	5.4	15.3
LRESETo#	5	17
LAD[31:0] (J and S modes)	9	20
LABS[3:1] (J and S modes)	8	20
BTERMo#	8	19
BREQo	5	21
LINTO	5	16
LSERR#	9	16
PCHK#	6	20
USERO	7.3	23.3
WAITO	5	14.4
DACK[1:0]#	5	14.3
DMPAF#	5	17
ALE (J and S modes) (address setup and hold relative to ALE negative edge)	5	—

7. PACKAGE MECHANICAL DIMENSIONS

7.1 PACKAGE MECHANICAL DIMENSIONS


For 208 PQFP, $\theta_{JC} = 5\text{ }^{\circ}\text{C/Watt}$ 

Figure 7-1. Package Mechanical Dimensions

7.2 TYPICAL PCI BUS MASTER ADAPTER




Figure 7-2. Typical PCI Bus Master Adapter

7.3 9080 PIN OUT (S MODE, J MODE, AND C MODE)

Refer to Section 5, "Pin Description," for a complete description of each pin used in S, J, and C modes.

S
J
C

VDDL(core)	VDDL(core)	VDDL(core)	157	104	VSS	VSS	VSS
LHOLD	LHOLD	LHOLD	158	103	LA4	LAD4	LAD4
LHOLDA	LHOLDA	LHOLDA	159	102	LA3	LAD3	LAD3
LCLK	LCLK	LCLK	160	101	LA2	LAD2	LAD2
ALE	ALE	NC	161	100	NC	LAD1	LAD1
LABS3	LABS3	NC	162	99	NC	LAD0	D0
LABS2	LABS2	EOT0#	163	98	VSS	VSS	VSS
LABS1	NC	EOT1#	164	97	ADD	ADD	ADD
LDSHOLD	LDSHOLD	LDSHOLD	165	96	AD1	AD1	AD1
VSS	VSS	VSS	166	95	AD2	AD2	AD2
VDDL(core)	VDDL(core)	VDDL(core)	167	94	AD3	AD3	AD3
BPCLKO	BPCLKO	BPCLKO	168	93	AD4	AD4	AD4
BREQ	BREQ	BREQ	169	92	AD5	AD5	AD5
PCIVOLT	PCIVOLT	PCIVOLT	170	91	AD6	AD6	AD6
EEDO	EEDO	EEDO	171	90	VSS	VSS	VSS
EEDI	EEDI	EEDI	172	89	AD7	AD7	AD7
EESK	EESK	EESK	173	88	AD8	AD8	AD8
SHORT#	SHORT#	SHORT#	174	87	AD9	AD9	AD9
EESEL	EESEL	EESEL	175	86	AD10	AD10	AD10
EECS	EECS	EECS	176	85	AD11	AD11	AD11
NC	NC	LD31	177	84	AD12	AD12	AD12
NC	NC	LD30	178	83	VDDH(PCI)	VDDH(PCI)	VDDH(PCI)
NC	NC	LD29	179	82	VSS	VSS	VSS
NC	NC	LD28	180	81	AD13	AD13	AD13
NC	NC	LD27	181	80	AD14	AD14	AD14
NC	NC	LD26	182	79	AD15	AD15	AD15
VSS	VSS	VSS	183	78	AD16	AD16	AD16
VDDH(local)	VDDH(local)	VDDH(local)	184	77	AD17	AD17	AD17
NC	NC	LD25	185	76	AD18	AD18	AD18
NC	NC	LD24	186	75	VSS	VSS	VSS
NC	NC	LD23	187	74	PAR	PAR	PAR
NC	NC	LD22	188	73	C/BE0#	C/BE0#	C/BE0#
NC	NC	LD21	189	72	C/BE1#	C/BE1#	C/BE1#
NC	NC	LD20	190	71	C/BE2#	C/BE2#	C/BE2#
NC	NC	LD19	191	70	C/BE3#	C/BE3#	C/BE3#
NC	NC	LD18	192	69	LOCK#	LOCK#	LOCK#
VSS	VSS	VSS	193	68	VDDL(core)	VDDL(core)	VDDL(core)
NC	NC	LD17	194	67	VSS	VSS	VSS
NC	NC	LD16	195	66	SERR#	SERR#	SERR#
NC	NC	LD15	196	65	PERR#	PERR#	PERR#
NC	NC	LD14	197	64	DEVSEL#	DEVSEL#	DEVSEL#
NC	NC	LD13	198	63	IDSEL	IDSEL	IDSEL
NC	NC	LD12	199	62	STOP#	STOP#	STOP#
NC	NC	LD11	200	61	IRDY#	IRDY#	IRDY#
NC	NC	LD10	201	60	VDDH(PCI)	VDDH(PCI)	VDDH(PCI)
NC	NC	LD9	202	59	VSS	VSS	VSS
NC	NC	LD8	203	58	TRDY#	TRDY#	TRDY#
NC	NC	LD7	204	57	FRAME#	FRAME#	FRAME#
NC	NC	LD6	205	56	RST#	RST#	RST#
NC	NC	LD5	206	55	INTA#	INTA#	INTA#
NC	NC	LD4	207	54	CLK	CLK	CLK
VSS	VSS	VSS	208	53	VDDL(core)	VDDL(core)	VDDL(core)

PCI 9080




Figure 7-3. 9080 PIN OUT (S Mode, J Mode, and C Mode)

8. TIMING DIAGRAMS

The PCI 9080 operates in three modes, selected through mode pins, corresponding to three bus types—C, J, and S. Timing Diagrams are provided for the three operating modes. For some functions, a timing diagram may only be provided for one mode of operation. Even though a different mode is used, the timing diagram can be used to determine functionality.

8.1 LIST OF TIMING DIAGRAMS

Timing Diagram 8-1. Initialization from Serial EEPROM

Timing Diagram 8-2. PCI 9080 Local Bus Arbitration

Timing Diagram 8-3. Local LINTi# Input Asserting PCI Output INTA#

Timing Diagram 8-4. (C and J Modes) PCI RST# Asserting Local Output LRESETo#

Timing Diagram 8-5. (C Mode) Local Bus Write to PCI 9080 Configuration Register

Timing Diagram 8-6. (C Mode) Local Bus Read from PCI 9080 Configuration Register

Timing Diagram 8-7. (C Mode) Local Bus Direct Master Memory Write Cycles to PCI Bus

Timing Diagram 8-8. (C Mode) Local Bus Direct Master Memory Read from PCI Bus

Timing Diagram 8-9. (C Mode) Local Bus Direct Master Locked Read Followed by Write and Release

Timing Diagram 8-10. (C Mode) Direct Slave PCI to Local Burst Read of 5

Timing Diagram 8-11. (C Mode) BREQo and Deadlock

Timing Diagram 8-12. (C Mode) Direct Slave PCI to Local Burst Write

Timing Diagram 8-13. (C Mode) PCI 9080 DMA or Direct Slave Burst Write, BTERM Enabled

Timing Diagram 8-14. (C Mode) PCI 9080 DMA or Direct Slave Burst Write, BTERM Disabled

Timing Diagram 8-15. (C Mode) Direct Slave or DMA Burst Read from Local Bus (1 Wait State)

Timing Diagram 8-16. (C Mode) Burst Read from Local Bus (1 Wait State Programmed)

Timing Diagram 8-17. (C Mode) DMA or Direct Slave 2 Lword Burst Write to 8 Bit Local Bus

Timing Diagram 8-18. (C Mode) PCI 9080 Read of DMA Chaining Parameters from Local Bus

Timing Diagram 8-19. (C Mode) Single Cycle DMA Demand Mode PCI to Local

Timing Diagram 8-20. (C Mode) Multiple Cycle DMA Demand Mode PCI to Local

Timing Diagram 8-21. (J Mode) Local Bus Write to PCI 9080 Configuration Register

Timing Diagram 8-22. (J Mode) Local Bus Read from PCI 9080 Configuration Register

Timing Diagram 8-23. (J Mode) Local Bus Direct Master Locked Read Followed by Write and Release

Timing Diagram 8-24. (J Mode) DMA or Direct Slave Burst Write, BTERM Enabled

Timing Diagram 8-25. (J Mode) DMA or Direct Slave Burst Write, BTERM Disabled

Timing Diagram 8-26. (J Mode) DMA or Direct Slave Burst Read, BTERM Enabled

Timing Diagram 8-27. (J Mode) DMA Burst Write to 32 Bit Local Bus Suspended by BREQ Input


Timing Diagram 8-28. (J Mode) Read of DMA Chaining Parameters from Local Bus

Timing Diagram 8-29. (S Mode) Two Phase Clock Synchronization Using LRESETo#


Timing Diagram 8-30. (S Mode) Local Bus Write to Configuration Register

Timing Diagram 8-31. (S Mode) Local Bus Read from Configuration Register


Timing Diagram 8-32. (S Mode) Direct Slave or DMA Burst Write to Local Bus




Timing Diagram 8-1. Initialization from Serial EEPROM




Timing Diagram 8-2. PCI 9080 Local Bus Arbitration




Timing Diagram 8-3. Local LINTi# Input Asserting PCI Output INTA#




Timing Diagram 8-4. (C and J Modes) PCI RST# Asserting Local Output LRESETO#




Timing Diagram 8-5. (C Mode) Local Bus Write to PCI 9080 Configuration Register




Timing Diagram 8-6. (C Mode) Local Bus Read from PCI 9080 Configuration Register




Timing Diagram 8-7. (C Mode) Local Bus Direct Master Memory Write Cycles to PCI Bus




Timing Diagram 8-8. (C Mode) Local Bus Direct Master Memory Read from PCI Bus




Timing Diagram 8-9. (C Mode) Local Bus Direct Master Locked Read Followed by Write and Release




Timing Diagram 8-10. (C Mode) Direct Slave PCI to Local Burst Read of 5




Timing Diagram 8-11. (C Mode) BREQo and Deadlock




Timing Diagram 8-12. (C Mode) Direct Slave PCI to Local Burst Write




Timing Diagram 8-13. (C Mode) PCI 9080 DMA or Direct Slave Burst Write, BTERM Enabled




Timing Diagram 8-14. (C Mode) PCI 9080 DMA or Direct Slave Burst Write, BTERM Disabled




Timing Diagram 8-15. (C Mode) Direct Slave or DMA Burst Read from Local Bus (1 Wait State)




Timing Diagram 8-16. (C Mode) Burst Read from Local Bus (1 Wait State Programmed)




Timing Diagram 8-17. (C Mode) DMA or Direct Slave 2 Lword Burst Write to 8 Bit Local Bus




Timing Diagram 8-18. (C Mode) PCI 9080 Read of DMA Chaining Parameters from Local Bus




Timing Diagram 8-19. (C Mode) Single Cycle DMA Demand Mode PCI to Local




Timing Diagram 8-20. (C Mode) Multiple Cycle DMA Demand Mode PCI to Local




Timing Diagram 8-21. (J Mode) Local Bus Write to PCI 9080 Configuration Register




Timing Diagram 8-22. (J Mode) Local Bus Read from PCI 9080 Configuration Register




Timing Diagram 8-23. (J Mode) Local Bus Direct Master Locked Read Followed by Write and Release




Timing Diagram 8-24. (J Mode) DMA or Direct Slave Burst Write, BTERM Enabled




Timing Diagram 8-25. (J Mode) DMA or Direct Slave Burst Write, BTERM Disabled




Timing Diagram 8-26. (J Mode) DMA or Direct Slave Burst Read, BTERM Enabled




Timing Diagram 8-27. (J Mode) DMA Burst Write to 32 Bit Local Bus Suspended by BREQ Input




Timing Diagram 8-28. (J Mode) Read of DMA Chaining Parameters from Local Bus




Timing Diagram 8-29. (S Mode) Two Phase Clock Synchronization Using LRESETO#



Timing Diagram 8-30. (S Mode) Local Bus Write to Configuration Register



Timing Diagram 8-31. (S Mode) Local Bus Read from Configuration Register



Timing Diagram 8-32. (S Mode) Direct Slave or DMA Burst Write to Local Bus

