

0.5Ω , 3.3V, Quad SPDT Analog Switch with Enable

Features

- CMOS Technology for Bus and Analog Applications
- Low On-Resistance: 0.5Ω (+2.7V Supply)
- Wide V_{CC} Range: $\pm 1.65 V$ to $\pm 4.2 V \pm 10\%$
- $I_{CC} = 0.3 \mu A$ @ $T_A = +25 ^{\circ} C$
- Rail-to-Rail switching throughout Signal Range
- Fast Switching Speed: 20ns max. at 3.3V
- High Off Isolation: -65dB @ 100 kHz
- Crosstalk Rejection: -65dB @ 100 kHz
- Extended Industrial Temperature Range: -40°C to 85°C
- Packaging (Pb-free & Green):
 - 16-contact TQFN (ZL16), 2.5mm x 2.5mm
 - 16-contact TQFN (ZH16), 3.0mm x 3.0mm

Applications

- · Cell Phones
- Audio & Video Signal Routing

• PDAs


- · PCMCIA Cards
- Portable Instrumentation
- Modems
- Battery Powered Communications
- · Hard Drives
- CommunicationsComputer Peripherals
- JTAG Testing

Description

The PI3A412E is a Quad single-pole double-throw (SPDT) CMOS switch with enable. It can be used as an analog switch or as a low-delay bus switch. Specified over a wide operating power supply voltage range, +1.65V to +4.2V, the switch has an On-Resistance of 0.5Ω at 2.7V.

Control inputs, A_0 to \overline{EN} , tolerates input drive signals up to 5V, independent of supply voltage.

Block Diagram / Pin Configuration (top view)



Pin Description

= eser-peror	<u> </u>	
Pin #	Name	Description
4, 8, 12, 16	COM_X	Common Output / Data Port
1, 5, 9, 13	NCX	Data Port (normally connect)
3, 7, 11, 15	NOX	Data Port (normally open)
10	EN	Enable
2	A_0	Logic Input Control
6	GND	Ground
14	Vcc	Positive Power Supply

Note:

1. X = 1, 2, 3, or 4

Function Table

ĒΝ	A ₀	Function
1	X	No Switch Connected, All I/O = Hi-Z
0	0	NC _x Connected to COM _x
0	1	NO _x Connected to COM _x

Note:

1. X = 1, 2, 3, or 4.



Absolute Maximum Ratings

Voltages Referenced to GND V_{CC}-0.5V to +4.6V V_{NC} , V_{NO} , V_{COM} (1)-0.5V to $V_+ + 0.3V$or 30mA, whichever occurs first Current (any terminal) ±400mA Peak Current (Pulsed at 1ms, 10% duty cycle).....±500mA

Thermal Information

Continuous Power Dissipation 16-pin Tin TQFN (derate 7.1mW/°C above +70°C) 0.5W Storage Temperature-65°C to +150°C Lead Temperature (soldering, 10s)+300°C

Note 1: Signals on NC, NO, COM, or \overline{EN}_1 , A_0 exceeding V_{CC} or GND are clamped by internal diodes. Limit forward diode current to 30mA.

Caution: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied.

Electrical Specifications - Single +4.2V Supply

 $(V_{CC} = +4.2V \pm 10\%, GND = 0V, V_{IH} = 1.4V, V_{IL} = 0.7V)$ $(T_A = -40$ °C to +85°C)

Parameter	Symbol	Conditions	Min. ⁽¹⁾	Typ. (2)	Max. (1)	Units
Analog Switch						
Analog Signal Range (3)	V _{ANALOG}		0		V _{CC}	V
On Resistance	R _{ON}	$V_{CC} = 4.0V, I_{COM} = 100mA,$ $V_{NC} = +1.5V$		0.4	0.5	
On-Resistance Match Between Channels ⁽⁴⁾	$\Delta R_{ m ON}$			0.01	0.03	Ω
On-Resistance Flatness ⁽⁵⁾	R _{FLAT(ON)}	$V_{CC} = 4.0V, I_{COM} = 100mA,$ $V_{NC} = 0.8V, 2.0V$		0.06	0.15	
Off Leakage Current ⁽⁶⁾	I _{NO(OFF)} , or I _{NC(OFF)}	$V_{CC} = 4.4V,$ V_{NO} or $V_{NC} = 0.3V, 3.3V$	-200		200	A
On Leakage Current ⁽⁶⁾	I _{COM(ON)}	$V_{CC} = 4.4V,$ V_{NO} or $V_{NC} = 0.3V, 3.3V$	-200		200	nA

Notes:

- The algebraic convention, where most negative value is a minimum and most positive is a maximum, is used in this data sheet.
- Typical values are $T_A = 25^{\circ}C$, $V_{CC} = 4.2V$ unless otherwise specified.
- Guaranteed by design.
- $\Delta R_{ON} = R_{ON}$ match between channels
- Flatness is defined as the difference between the maximum and minimum value of On-Resistance measured. 5
- Leakage parameters are 100% tested at maximum rated hot temperature and guaranteed by correlation at +25°C.

PS8804B 12/06/06 06-0322



Electrical Specifications - Single +4.2V Supply

 $(V_{CC} = +4.2V \pm 10\%, GND = 0V, V_{IH} = 1.4V, V_{IL} = 0.7V)$ $(T_A = -40$ °C to +85°C)

Description	Param- eters	Test Conditions	Min. ⁽¹⁾	Typ.(2)	Max. ⁽¹⁾	Units	
Logic Input							
Input High Voltage	V _{IH}	Guaranteed logic High Level	1.4			V	
Input Low Voltage	V_{IL}	Guaranteed logic Low Level			0.7	V	
Input Current with Voltage High	I_{AH}	$V_A = 1.4V$, all others = $0.5V$	-1		1		
Input Current with Voltage Low	I_{AL}	$V_A = 0.5V$, all other = 1.4V	-1		1	μΑ	
Dynamic							
Turn-On Time	t _{ON}	$V_{CC} = 4.2V, V_{NO} = 2.0V,$		20	25		
Turn-Off Time	t _{OFF}	Figure 1 & 2		12	15		
Break-Before-Make	t _{BBM}	$V_{NO} = 1.5V,$ $R_L = 50\Omega,$ $C_L = 35pF,$ See Figure 3	1	12	15	ns	
Charge Injection ⁽³⁾	Q	$C_L = 1$ nF, $V_{GEN} = 0$ V, $R_{GEN} = 0$ Ω, Figure 4		100		pC	
Off Isolation ⁽⁴⁾	O _{IRR}	$R_L = 50\Omega$, $f = 100 \text{ kHz}$, Figure 5		-65		σι	
Cross Talk ⁽⁵⁾	X _{TALK}	$R_L = 50\Omega$, $f = 100 \text{ kHz}$, Figure 6		-65		dB	
3dB Bandwidth	f _{3db}	See Test Circuit Figure 9		40		MHz	
Off Capacitance	C _{NO(OFF)}	f = 1 MH = Figure 7		45			
Off Capacitance	C _{NC(OFF)}	f = 1 MHz, Figure 7		45		pF	
On Capacitance	C _{ON}	f = 1 MHz, Figure 8		150			
Supply							
Power-Supply Range	V _{CC}		1.5		4.6	V	
Positve Supply Current	I_{CC}	$V_{CC} = 4.4V$, $V_{COM} = 0V$ or V_{CC}			0.4	μΑ	

Notes:

- 1. The algebraic convention, where most negative value is a minimum and most positive is a maximum, is used in this data sheet.
- 2. Typical values are $V_{CC} = 4.2V$ unless otherwise specified.
- 3. Guaranteed by design.
- 4. Off Isolation = $20log_{10}$ [V_{COM} / (V_{NO} or V_{NC})]. See Figure 4.
- 5. Between any two switches. See Figure 5.

06-0322 PS8804B 12/06/06



Electrical Specifications - Single +3.3V Supply

 $(V_{CC} = +3.3V \pm 10\%, GND = 0V, V_{IH} = 1.3V, V_{IL} = 0.5V) (T_A = -40$ °C to +85°C)

Parameter	Symbol	Conditions	Min. ⁽¹⁾	Typ. (2)	Max. (1)	Units
Analog Switch	-	•	-		-	_
Analog Signal Range (3)	V _{ANALOG}		0		V _{CC}	V
On Resistance	R _{ON}	V - 2.7V I - 100 ··· A		0.5	0.65	
On-Resistance Match Between Channels ⁽⁴⁾	$\Delta R_{ m ON}$	$V_{CC} = 2.7V, I_{COM} = 100mA,$ $V_{NC} = +1.5V$		0.02	0.05	Ω
On-Resistance Flatness ⁽⁵⁾	R _{FLAT(ON)}	$V_{CC} = 2.7V, I_{COM} = 100mA,$ $V_{NC} = 0.8V, 2.0V$		0.05	0.15	
Off Leakage Current ⁽⁶⁾	I _{NO(OFF)} , or I _{NC(OFF)}	$V_{CC} = 3.6V,$ V_{NO} or $V_{NC} = 0.3V, 3.3V$	-150		150	^
On Leakage Current ⁽⁶⁾	I _{COM(ON)}	$V_{CC} = 3.6V,$ V_{NO} or $V_{NC} = 0.3V, 3.3V$	-150		150	nA

Notes:

- 1. The algebraic convention, where most negative value is a minimum and most positive is a maximum, is used in this data sheet.
- 2. Typical values are $V_{CC} = 3.3V$ unless otherwise specified.
- 3. Guaranteed by design.
- 4. $\Delta R_{ON} = R_{ON}$ match between channels
- 5. Flatness is defined as the difference between the maximum and minimum value of On-Resistance measured.
- 6. Leakage parameters are 100% tested at maximum rated hot temperature and guaranteed by correlation at +25°C.

06-0322 4 PS8804B 12/06/06



Electrical Specifications - Single +3.3V Supply


 $(V_{CC} = +3.3V \pm 10\%, GND = 0V, V_{IH} = 1.3V, V_{IL} = 0.5V)$ $(T_A = -40^{\circ}C \text{ to } +85^{\circ}C)$

Description	Parameters	Test Conditions	Min.(1)	Typ. ⁽²⁾	Max. ⁽¹⁾	Units	
Logic Input							
Input High Voltage	V _{IH}	Guaranteed logic High Level	1.3			V	
Input Low Voltage	V_{IL}	Guaranteed logic Low Level			0.5		
Input Current with Voltage High	I_{AH}	$V_A = 1.4V$, all others = 0.5V	-1		1	μА	
Input Current with Voltage Low	I_{AL}	$V_A = 0.5V$, all other = 1.4V	-1		1		
Dynamic							
Turn-On Time	t_{ON}	$V_{CC} = 3.3V, V_{NO} = 2.0V,$		20	25		
Turn-Off Time	$t_{ m OFF}$	Figure 1 & 2		12	15		
Break-Before-Make	t _{BBM}	$V_{NO} = 1.5V,$ $R_L = 50\Omega,$ $C_L = 35pF,$ See Figure 3	1	12	15	ns	
Charge Injection ⁽³⁾	Q	$C_L = 1$ nF, $V_{GEN} = 0$ V, $R_{GEN} = 0$ Ω, Figure 4		100		pC	
Off Isolation ⁽⁴⁾	O _{IRR}	$R_L = 50\Omega$, $f = 100 \text{ kHz}$, Figure 5		-65		dB	
Cross Talk ⁽⁵⁾	X _{TALK}	$R_L = 50\Omega$, $f = 100 \text{ kHz}$, Figure 6		-65			
3dB Bandwidth	f _{3db}	See Test Circiut Figure 9		40		MHz	
Off Capacitance	C _{NO(OFF)}	f = 1 MH = Figure 7		45			
Off Capacitance	C _{NC(OFF)}	f = 1 MHz, Figure 7		45		pF	
On Capacitance	C_{ON}	f = 1 MHz, Figure 8		150			
Supply							
Power-Supply Range	V _{CC}		1.5		4.6	V	
Positve Supply Current	I _{CC}	$V_{CC} = 3.6V$, $V_{COM} = 0V$ or V_{CC}			0.3	μΑ	

- The algebraic convention, where most negative value is a minimum and most positive is a maximum, is used in this data sheet.
- Typical values are TA = 25°C, VCC = 3.3V unless otherwise specified.
- 3. Guaranteed by design.
- Off Isolation = $20log_{10}$ [V_{COM} / (V_{NO} or V_{NC})]. See Figure 4. Between any two switches. See Figure 5.



Test Circuits and Timing Diagrams



Notes:

Unused B_X inputs must be grounded.

Figure 1. AC Test Circuit




Figure 2. AC Waveforms




Figure 3. Break Before Make Interval Timing






Figure 4. Charge Injection Test




Figure 5. Off Isolation




Figure 6. Crosstalk




Figure 7. Channel Off Capacitance




Figure 8. Channel On Capacitance

06-0322 PS8804B 12/06/06








Figure 9. Bandwidth







Ordering Information

Ordering Code	Package Code	Package Description
PI3A412EZLE	ZL	Pb-free & Green, 16-contact TQFN
PI3A412EZHE	ZH	Pb-free & Green, 16-contact TQFN

Notes:

- Thermal characteristics can be found on the company web site at www.pericom.com/packaging/
- \bullet E = Pb-free and Green
- Adding X suffix = Tape/Reel

Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com