

December 1993

DESCRIPTION

The SSI 78P300 is a fully integrated transceiver for both North American 1.544 MHz (T1), and European 2.048 MHz (E1/CEPT) applications. Transmit pulse shapes (DSX-1 or E1/CEPT) are selectable for various line lengths and cable types.

The SSI 78P300 provides receive jitter attenuation starting at 3 Hz, and is microprocessor controllable through a serial interface.

The SSI 78P300 offers a variety of diagnostic features including transmit and receive monitoring. Clock inputs may be derived from an on-chip crystal oscillator or digital inputs. The SSI 78P300 uses an advanced double-poly, double-metal CMOS process and requires only a single 5-volt power supply.


APPLICATIONS

- PCM / Voice Channel Banks
- Data Channel Bank / Concentrator
- T1 / E1 multiplexer
- Digital Access and Cross-connect Systems (DACS)
- Computer to PBX interface (CPI & DMI)
- · High speed data transmission lines
- Interfacing Customer Premises Equipment to a CSU
- Digital Loop Carrier (DLC) terminals

FEATURES

- Compatible with most popular PCM framers including the 2180A and 2181
- Line driver, data recovery and clock recovery functions
- Pin and functionally compatible with Crystal CS61574
- Minimum receive signal of 500 mV
- Selectable slicer levels (CEPT/DSX-1) improve SNR
- Programmable transmit equalizer shapes pulses to meet DSX-1 pulse template from 0 to 655 ft
- · Local and remote loopback functions
- Transmit Driver Performance Monitor (DPM) output
- · Receive monitor with Loss of Signal (LOS) output
- Receiver jitter tolerance 0.4 UI from 40 kHz to 100 kHz
- Microprocessor controllable
- Receive jitter attenuation starting at 6 Hz
- Available in 28 pin DIP or PLCC

BLOCK DIAGRAM



🕶 8253965 0012807 TTO 🖿

1293 - rev

FUNCTIONAL DESCRIPTION

The SSI 78P300 is a fully integrated PCM transceiver for both 1.544 MHz (DSX-1) and 2.048 MHz (CEPT) applications. This transceiver allows transmission of digital data over existing twisted-pair installations.

The SSI 78P300 transceiver interfaces with two twistedpair lines (one twisted-pair for transmit, one twistedpair for receive) through standard pulse transformers and appropriate resistors.

TRANSMITTER

Data received for transmission onto the line is clocked serially into the device at TPOS and TNEG. Input synchronization is supplied by the transmit clock (TCLK). The transmitted pulse shape is determined by Equalizer Control signals EC1 through EC3 as shown in Table 1. Refer to Table 2 and Figure 1 for master and transmit clock timing characteristics. Shaped pulses are applied to the AMI line driver for transmission onto the line at TTIP and TRING. Equalizer Control signals may be hardwired in the Hardware mode, or input as part of the serial data stream (SDI) in the Host mode.

Pulses can be shaped for either 1.544 or 2.048 MHz applications. 1.544 MHz pulses for DSX-1 applications can be programmed to match line lengths from 0 to 655 feet of ABAM cable. The SSI 78P300 also matches FCC and ECSA specifications for CSU applications. 2.048 MHz pulses can drive coaxial or shielded twisted-pair lines using appropriate resistors in line with the output transformer.

DRIVER PERFORMANCE MONITOR

The transceiver incorporates a Driver Performance Monitor (DPM) in parallel with the TTIP and TRING at the output transformer. The DPM output level goes high upon detection of 63 consecutive zeros. It is reset when a one is detected on the transmit line, or when a reset command is received.

LINE CODE

The SSI 78P300 transmits data as a 50% AMI line code as shown in Figure 2. Power consumption is reduced by activating the AMI line driver only to transmit a mark. The output driver is disabled during transmission of a space.

RECEIVER

The SSI 78P300 receives AMI signals from one twistedpair line on each side of a center-grounded transformer. Positive pulses are received at RTIP and negative pulses are received at RRING. Recovered data is output at RPOS and RNEG, and the recovered clock is output at RCLK. Refer to Table 3 and Figure 3 for SSI 78P300 receiver timing.

The signal received at RPOS and RNEG is processed through the peak detector and data slicers. The peak detector samples the inputs and determines the maximum value of the received signal. A percentage of the peak value is provided to the data slicers as a threshold level to ensure optimum signal-to-noise ratio.

For DSX-1 applications (determined by Equalizer Control inputs EC1 - EC3 ≠ 000) the threshold is set to 70% of the peak value. This threshold is maintained above 65% for up to 15 successive zeros over the range of specified operating conditions. For CEPT applications (EC inputs = 000) the threshold is set to 50 %.

The receiver is capable of accurately recovering signals with up to -13.6 dB of cable attenuation (from 2.4 V), corresponding to a received signal level of approximately 500 mV (1500 feet of ABAM cable.) Regardless of received signal level, the peak detectors are held above a minimum level of .3 V to provide immunity from impulsive noise.

After processing through the data slicers, the received signal is routed to the data and clock recovery sections, and to the receive monitor. The receive monitor generates a Loss of Signal (LOS) output upon receipt of 175 consecutive zeros (spaces). The receiver monitor loads a digital counter at the RCLK frequency. The count is incremented each time a zero is received, and reset to zero each time a one (mark) is received. Upon receipt of 175 consecutive zeros the LOS pin goes high, and the RCLK output is replaced with the MCLK. If MCLK is not supplied the RCLK output will be replaced with the centered crystal clock.

The LOS pin will reset as soon as a one (mark) is detected. Recovered clock signals are supplied to the jitter attenuator and the data latch. The recovered data is passed to the elastic store where it is buffered and synchronized with the dejittered recovered clock (RCLK).

JITTER ATTENUATION

Jitter attenuation of the SSI 78P300 clock and data outputs is provided by a Jitter Attenuation Loop (JAL) and an Elastic Store (ES). An external crystal oscillating at 4 times the bit rate provides clock stabilization. Refer to Table 4 for crystal specifications. The ES is a 32 x 2-bit register. Recovered data is clocked into the ES with the recovered clock signal, and clocked out of the ES with the dejittered clock from the JAL. When the bit count in the ES is within two bits of overflowing or underflowing, the ES adjusts the output clock by 1/8 of a bit period. The ES produces an average delay of 16 bits in the receive path.

OPERATING MODES

The SSI 78P300 transceiver can be controlled through hard-wired pins (Hardware mode). This transceiver can also be commanded to operate in one of several diagnostic modes.

The SSI 78P300 can be controlled by a microprocessor through a serial interface (Host mode). The mode of operation is set by the MODE pin logic level.

HOST MODE OPERATION

To allow a host microprocessor to access and control the SSI 78P300 through the serial interface, MODE is set to 1. The serial interface (SDI/SDO) uses a 16-bit word consisting of an 8-bit Command/Address byte and an 8-bit Data byte. Figure 4 shows the serial interface data structure and timing.

The Host mode provides a latched Interrupt output (INT) which is triggered by a change in the Loss of Signal (LOS) and/or Driver Performance Monitor (DPM) bits. The Interrupt is cleared when the interrupt condition no longer exists, and the host processor enables the respective bit in the serial input data byte. Host mode also allows control of the serial data and receive data output timing. The Clock Edge (CLKE) signal determines when these outputs are valid, relative to the Serial Clock (SCLK) or RCLK as follows:

CLKE	OUTPUT	CLOCK	VALID EDGE
LOW	RPOS	RCLK	RISING
	RNEG	RCLK	RISING
	SDO	SCLK	FALLING
	RPOS	RCLK	FALLING
HIGH	RNEG	RCLK	FALLING
	SDO	SCLK	RISING

The SSI 78P300 serial port is addressed by setting bit A4 in the Address/Command byte, corresponding to address 16. The SSI 78P300 contains only a single output data register so no complex chip addressing scheme is required. The register is accessed by causing the Chip Select (CS) input to make a transition from high to low. Bit 1 of the serial Address/Command byte provides Read/Write control when the chip is accessed. A logic 1 indicates a read operation, and a logic 0 indicates a write operation. Table 5 lists serial data output bit combinations for each status. Serial data I/O timing characteristics are shown in Table 6, and Figures 5 and 6.

HARDWARE MODE OPERATION

In Hardware mode the transceiver is accessed and controlled through individual pins. With the exception of the INT and CLKE functions, Hardware mode provides all the functions provided in the Host mode. In the Hardware mode RPOS and RNEG outputs are valid on the rising edge of RCLK. To operate in Hardware mode, MODE must be set to 0. Equalizer Control signals (EC1 through EC3) are input on the Interrupt, Serial Data In and Serial Data Out pins. Diagnostic controlfor Remote Loopback (RLOOP), Local Loopback (LLOOP), and Transmit All Ones (TAOS) modes is provided through the individual pins used to control serial interface timing in the Host mode.

RESET OPERATION

Upon power up, the transceiver is held static until the power supply reaches approximately 3V. Upon crossing this threshold, the device begins a 32 ms reset cycle to calibrate the transmit and receive delay lines and lock the Phase Lock Loop to the receive line. A reference clock is required to calibrate the delay lines. The transmitter reference is provided by TCLK. The crystal oscillator provides the receiver reference in the SSI 78P300. If the SSI 78P300 crystal oscillator is grounded, MCLK is used as the receiver reference clock.

The transceiver can also be reset from the Host or Hardware mode. In Host mode, reset is commanded by simultaneously writing RLOOP and LLOOP to the register. In Hardware mode, reset is commanded by holding RLOOP and LLOOP high simultaneously for 200 ns. Reset is initiated on the falling edge of the reset request. In either mode, reset clears and sets all registers to 0 and centers the oscillator, then begins calibration.

DIAGNOSTIC MODE OPERATION

In Transmit All Ones (TAOS) mode the TPOS and TNEG inputs to the transceiver are ignored. The transceiver transmits a continuous stream of 1's when the TAOS mode is activated. TAOS can be commanded simultaneously with Local Loopback, but is inhibited during Remote loopback.

In Remote Loopback (RLOOP) mode, the transmit data and clock inputs (TPOS, TNEG and TCLK) are ignored. The RPOS and RNEG outputs are looped back through the transmit circuits and output on TTIP and TRING at the RCLK frequency. Receiver circuits are unaffected by the RLOOP command and continue to output the RPOS, RNEG and RCLK signals received from the twisted-pair line.

In Local Loopback (LLOOP) mode, the receiver circuits are inhibited. The transmit data and clock inputs (TPOS, TNEG and TCLK) are looped back onto the receive data and clock outputs (RPOS, RNEG and RCLK.) The transmitter circuits are unaffected by the LLOOP command. The TPOS and TNEG inputs (or a stream of 1's if the TAOS command is active) will be transmitted normally. When used in this mode with a crystal, the transceiver can be used as a stand-alone jitter attenuator.

POWER REQUIREMENTS

The SSI 78P300 is a low-power CMOS device. It operates from a single \pm 5V power supply which can be connected externally to both the transmitter and receiver. However, the two inputs must be within \pm .3V of each other, and decoupled to their respective grounds separately, as shown in Figure 7. Isolation between the transmit and receive circuits is provided internally.

PIN DESCRIPTION

NAME	TYPE	DESCRIPTION
MCLK	1	Master Clock: A 1.544 or 2.048 MHz clock input used to generate internal clocks. Upon Loss of Signal (LOS), RCLK is derived from MCLK. If MCLK not applied, this pin should be grounded.
TCLK	ı	Transmit Clock: Transmit clock input. TPOS and TNEG are sampled on the falling edge of TCLK.
TPOS	ı	Transmit Positive Data: Input for positive pulse to be transmitted on the twisted-pair or coaxial cable.
TNEG	ı	Transmit Negative Data: Input for negative pulse to be transmitted on the twisted-pair or coaxial cable.
MODE	1	Mode Select: Setting MODE to logic 1 puts the SSI 78P300 in the Host mode. In the Host mode, the serial interface is used to control the SSI 78P300 and determined its status. Setting MODE to logic 0 puts the SSI 78P300 in the Hardware (H/W) mode. In the Hardware mode the serial interface is disabled and hard-wired pins are used to control configuration and report status.
RNEG/RPOS	0	Receive Negative Data/Receive Positive Data: Received data outputs. A signal on RNEG corresponds receipt of a negative pulse on RTIP and RRING. A signal on RPOS corresponds to receipt of a positive pulse on RTIP and RRING. RNEG and RPOS outputs are Non-Return-to-Zero (NRZ). In the Host Mode, CLKE determines the clock edge (RCLK) at which these outputs are stable and valid. In the Hardware mode both outputs are stable and valid on the rising edge or RCLK.
RCLK	0	Recovered Clock: This is the clock recovered from the signal received at RTIP and RRING.

PIN DESCRIPTION (continued)

NAME	TYPE	DESCRIPTION
XTALIN/ XTALOUT	1/0	Crystal Input/Crystal Output: An external crystal operating at four times the bit rate (6.176 MHz for DSX-1, 8.192 MHz for CEPT applications with an 18.7 pF load) is required to enable the jitter attenuation function of the SSI 78P300. These pins may also be used to disable the jitter attenuator by connecting the XTALIN pin to the positive supply through a resistor, and tying the XTALOUT pin to ground.
DPM	0	Driver Performance Monitor: DPM goes to a logic 1 when the transmit monitor loop (MTIP and MRING) does not detect a signal for 63 ± 2 clock periods. DPM remains at logic 1 until a signal is detected.
LOS	0	Loss Of Signal: LOS goes to a logic 1 when 175 consecutive spaces have been detected. LOS returns to a logic 0 when a mark is detected.
TTIP/TRING	0	Transmit Tip/Transmit Ring: Differential Driver Outputs. These outputs are designed to drive a 25Ω load. The transmitter will drive 100 Ω shielded twisted-pair cable through a 2:1 step-up transformer without additional components. To drive 75 Ω coaxial cable, two 2.2 Ω resistors are required in series with the transformer.
TGND		Transmit Ground: Ground return for the transmit drivers power supply TV+.
TV+	_	Transmit Power Supply: $+5$ VDC power supply input for the transmit drivers. TV+ must not vary from RV+ by more than ± 0.3 V.
MTIP/MRING	_	Monitor Tip/Monitor Ring: These pins are used to monitor the tip and ring transmit outputs. The transceiver can be connected to monitor its own output or the output of another SSI 78P300. To prevent false interrupts in the Host mode if the monitor is not used, apply a clock signal to one of the monitor pins and tie the other monitor pin to approximately the clock's mod-level voltage. The monitor clock can range from 100 kHz to the TCLK frequency.
RTIP/RRING	-	Receive Tip/Receive Ring: The AMI signal received from the line is applied at these pins. A center-tapped, center-grounded, 2:1 step-up transformer is required on these pins. Data and clock from the signal applied at these pins are recovered and output on the RPOS/RNEG, and RCLK pins.
RV+	l	Receive Power Supply: +5 VDC power supply for all circuits except the transmit drivers. (Transmit drivers are supplied by TV+.)
RGND	-	Receive Ground: Ground return for power supply RV+.
INT	0	Interrupt (Host Mode): This SSI 78P300 Host mode output goes low to flag the host processor when LOS or DPM go active. INT is an open-drain output and should be tied to power supply RV+ through a resistor. INT is reset by clearing the respective register bit (LOS and/or DPM.)
EC1	1	Equalizer Control 1 (H/W Mode): The signal applied at this pin in the SSI 78P300 Hardware mode is used in conjunction with EC2 and EC3 inputs to determine shape and amplitude of AMI output transmit pulses.

PIN DESCRIPTION (continued)

NAME	TYPE	DESCRIPTION
SDI		Serial Data In (Host Mode): The serial data input stream is applied to this pin when the SSI 78P300 operates in the Host mode. SDI is sampled on the rising edge of SCLK.
EC2		Equalizer Control 2 (H/W Mode): The signal applied at this pin in the SSI 78P300 Hardware mode is used in conjunction with EC1 and EC3 inputs to determine shape and amplitude of AMI output transmit pulses.
SDO	0	Serial Data Out (Host Mode): The serial data from the on-chip register is output on this pin in the SSI 78P300 Host mode. If CLKE is high, SDO is valid on the rising edge of SCLK. If CLKE is low SDO is valid on the falling edge of SCLK. This pin goes to a high-impedance state when the serial port is being written to and when $\overline{\text{CS}}$ is high.
EC3	_	Equalizer Control 3 (H/W Mode): The signal applied at this pin in the SSI 78P300 Hardware mode is used in conjunction with EC1 and EC2 inputs to determine shape and amplitude of AMI output transmit pulses.
CS	-	Chip Select (Host Mode): This input is used to access the serial interface in the SSI 78P300 Host mode. For each read or write operation, $\overline{\text{CS}}$ must remain low for duration of operation.
RLOOP	-	Remote Loopback (H/W Mode): This input controls loopback functions in the SSI 78P300 Hardware mode. Setting RLOOP to a logic 1 enables the Remote Loopback mode. Setting both RLOOP and LLOOP causes a Reset.
SCLK	1	Serial Clock (Host Mode): This clock is used in the SSI 78P300 Host mode to write data to or read data from the serial interface registers.
LLOOP	ı	Local Loopback (H/W Mode): This input controls loopback functions in the SSI 78P300 Hardware mode. Setting LLOOP to a logic 1 enables the Local Loopback Mode.
CLKE	l	Clock Edge (Host Mode): Setting CLKE to logic 1 causes RPOS and RNEG to be valid on the falling edge of RCLK, and SDO to be valid on the rising edge of SCLK. When CLKE is a logic 0, RPOS and RNEG are valid on the rising edge of RCLK, and SDO is valid on the falling edge of SCLK.
TAOS	ı	Transmit All Ones (H/W Mode): When set to a logic 1, TAOS causes the SSI 78P300 (Hardware mode) to transmit a continuous stream of marks at the TCLK frequency. Activating TAOS causes TPOS and TNEG inputs to be ignored. TAOS is inhibited during Remote Loopback.

ELECTRICAL SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

Operation above maximum ratings may damage the device.

PARAMETER	RATING
DC Supply (referenced to GND), RV+, TV+	0 to 6.0V
Input Voltage, Any Pin, V _{IN} (see note 1)	RGND -0.03 to RV+ +0.03V
Input Current, Any Pin, I _{In} (see note 2)	-10 to 10mA
Ambient Operating Temperature, T _A	-40 to 85°C
Storage Temperature, T _{stg}	-65 to 150°C

¹ Excluding RTIP and RRING which must stay within -6V to RV+ + 0.3V.

RECOMMENDED OPERATING CONDITIONS

PARAMETER	CONDITIONS	MIN	NOM	MAX	UNIT
DC supply, RV+, TV+ (see note 1)		4.75	5.0	5.25	V
Ambient Operating Temp., T _A		-40	25	85	°C
Total Power Dissipation, P _D (see note 2)	100% Ones Density & Maximum Line Length @ 5.25V	-	620		mW

¹ TV+ must not exceed RV+ by more than ±0.3V.

DIGITAL CHARACTERISTICS

 T_A = -40° to 85°C, V+ = 5.0 V± 5%, GND = 0V

V _{IH}	High Level Input Voltage (pins 1-5, 10, 23-28) (see note 1, 2)		2.0	-	-	٧
V _{IL}	Low Level Input Voltage (pins 1-5, 10, 23-28) (see note 1, 2)		-	-	8.0	V
V _{OH}	High Level Output Voltage (pins 6-8, 11, 12, 23, 25) (see note 1, 2)	I _{OUT} = -400 μA	2.4	-	-	V
V _{oL}	Low Level Output Voltage (pins 6-8, 11, 12, 23, 25) (see note 1, 2)	I _{OUT} = 1.6 mA	-	-	0.4	V
l _{LL}	Input Leakage Current		0		±10	μΑ
l _{3∟}	Three -State Leakage Current (pin 25) (see note 1)		0	-	±10	μΑ

¹ Functionality of pins 23 and 25 depends on mode. See Host / Hardware Mode descriptions.

6-7

² Transient currents of up to 100 mA will not cuase SCR latch-up. TTIP, TRING, TV+ and TGND can withstand a continuous current of 100 mA.

Power dissipation while driving 25Ω load over operating temperature range. Includes device and load. Digital input levels are within 10% of the supply rails and digital outputs are driving a 50pF capacitive load.

² Output drivers will output CMOS logic levels into CMOS loads.

ELECTRICAL SPECIFICATIONS (continued)

ANALOG SPECIFICATIONS

 $T_A = -40^{\circ}$ to 85°C, V+ = 5.0 V± 5%, GND = 0V

PARÁMETER		TEST CONDITIONS	MIN	NOM	MAX	UNIT
AMI Output Pulse Amplitudes	DSX-1	Measured at the DSX	2.4	3.0	3.6	٧
	CEPT	Measured at Line Side	2.7	3.0	3.3	V
Load Presented to Transmitte	r Output		-	25	-	Ω
Jitted Added	10 Hz - 8 kHz		-	-	0.01	UI
by the Transmitter	8 kHz - 40 kHz		-	-	0.025	UI
(see note 1)	10 Hz - 40 kHz		-	-	0.025	UI
	Broad Band		-	-	0.05	UI
Sensitivity Below DSX	(0dB = 2.4V)		13.6	-	-	dB
			500	-	-	mV
Loss of Signal Threshold			-	0.3	-	V
Data Decision Threshold	DSX-1		63	70	77	%peak
	CEPT		43	50	57	%peak
Allowable Consecutive Zeros Before LOS			160	175	190	-
Input Jitter Tolerance 10 kHz - 100 kHz			0.4	-	-	UI
Jitter Attenuation Curve Corne (see note 2)	er Frequency		-	3	*	Hz

¹ Input signal to TCLK is jitter-free.

TABLE 1: Equalizer Control Inputs

EC3	EC2	EC1	LINE LENGTH	CABLE LOSS	APPLICATION	FREQUENCY
0	1	1	0 - 133 ft ABAM	0.6 dB		
1	0	0	133 - 266 ft ABAM	1.2 dB		
1	0	1	266 - 399 ft ABAM	1.8 dB	DSX-1	1.544 MHz
1	1	0	399 - 533 ft ABAM	2.4 dB		
1	1	1	533 - 655 ft ABAM	3.0 dB		
0	0	0	CCITT Recomm	nendation G.703	CEPT	2.048 MHz
0	1	0	FCC Part 68, Option A		CSU	1.544 MHz
0	1	1	ECSA T1C1.2			

² Circuit attenuates jitter at 20 dB/decade above the corner frequency.

TABLE 2: 78P300 Master Clock and Transmit Timing Characteristics

PARAMETER		CONDITIONS	МІМ	МОМ	MAX	UNIT
Master clock frequency MCLK	DSX-1		-	1.544	,	MHz
MCLK	CEPT		-	2.048	-	MHz
Master clock tolerance MCLKt			-	±100	-	ppm
Master clock duty cycle MCLKd			40	-	60	%
Crystal frequency fc	DSX-1		-	6.176	-	MHz
fc	CEPT		_	8.192	-	MHz
Transmit clock frequency TCLK	DSX-1		-	1.544	-	MHz
TCLK	CEPT		-	2.048	-	MHz
Transmit clock tolerance TCLKt	.,		-	-	±50	ppm
Transmit clock duty cycle TCLKd			10	-	90	%
TPOS/TNEG to tsut TCLK setup time			25	-	-	ns
TCLK to TPOS/TNEG tht Hold time			25	-	-	ns




FIGURE 1: 78P300 Transmit Clock Timing Diagram




FIGURE 2: 50% AMI Coding Diagram

6-9




FIGURE 3: 78P300 Receive Clock Timing Diagram

TABLE 3: 78P300 Receive Timing Characteristics

PARAMETER			CONDITIONS	MIN	NOM1	MAX	UNIT
Receive clock duty cycle R	CLKd			40	-	60	%
Receive clock pulse width	tpw	DSX-1		-	324	-	ns
	tpw	CEPT		-	244	-	ns
RPOS/RNEG to RCLK	tsur	DSX-1			274	-	ns
rising setup time	tsur	CEPT			194	-	ns
RCLK rising to RPOS/	tha	DSX-1		-	274	-	ns
RNEG hold time	tHR	CEPT			194	-	ns

¹ Typical figures are at 25°C and are for design aid only; not guaranteed and not subject to production testing.

TABLE 4: SSI 78P300 Crystal Specifications (External)

PARAMETER	T1	СЕРТ
Frequency	6.176 MHz	8.192 MHz
Frequency Stability	±20 ppm @ 25°C	±20 ppm @ 25°C
:	±25 ppm from -40°C to + 85°C (Ref 25°C reading)	± 25 ppm from -40°C to + 85°C (Ref 25°C reading)
Pullability	CL = 11 pF to 18.7 pF, + Δ F = 175 to 195 ppm	CL = 11 pF to 18.7 pF, +ΔF = 95 to 115 ppm
	CL = 18.7 pF to 34 pF, $-\Delta F$ = 175 to 195 ppm	CL = 18.7 pF to 34 pF, -∆F = 95 to 115 ppm
Effective series resistance	40 Ω Maximum	30 Ω Maximum
Crystal cut	AT	AT
Resonance	Parallel	Parallel
Maximum drive level	2.0 mW	2.0 mW
Mode of operation	Fundamental	Fundamental
Crystal holder	HC49 (R3W), $C_O = 7$ pF Maximum $C_M = 17$ pF typical	HC49 (R3W), $C_0 = 7 \text{ pF Maximum}$ $C_M = 17 \text{ pF typical}$




FIGURE 4: SSI 78P300 Serial Interface Data Structure

TABLE 5: SSI 78P300 Serial Data Output Bits (See Figure 4)

BIT D5	BIT D6	BIT D7	STATUS			
0	0	0	Reset has occurred, or no program input.			
0	0	1	TAOS active			
0	1	0	Local Loopback active			
0	1	1	TAOS and Local Loopback active			
1	0	0	Remote Loopback active			
1	0	1	DPM has changed state since last Clear DPM occurred			
1	1	0	LOS has changed state since last Clear LOS occurred			
1	1	1	LOS and DPM have both changed state since last Clear DPM and Clear LOS occurred			




FIGURE 5: SSI 78P300 Serial Data Input Timing Diagram




FIGURE 6: SSI 78P300 Serial Data Output Timing Diagram

TABLE 6: SSI 78P300 Serial I/O Timing Characteristics (See Figures 5 and 6)

PARAMETER		CONDITIONS	MIN	NOM1	MAX	UNIT
Rise/Fall time - any digital output	tre	Load 1.6 mA, 50 pF	-	-	100	ns
SDI to SCLK setup time	toc		50	-	-	ns
SCLK to SDI hold time	tcon		50	-	-	ns
SCLK low time	tcL		240	-	_	nş
SCLK high time	tсн		240	-	-	ns
SCLK rise and fall time	ta, tr		-	-	50	ns
CS to SCLK setup time	tcc		50	-	-	ns
SCLK to CS hold time	t ccH		50	-	-	ns
CS inactive time	town		250	-	-	ns
SCLK to SDO valid	tcov		-	-	200	ns
SCLK falling edge or CS rising edge to SDO high Z	tcoz		-	100	-	ns

¹ Typical figures are at 25°C and are for desing aid only; not guaranteed and not subject to production testing.

APPLICATION INFORMATION

SSI 78P300 1.544 MHz T1 INTERFACE APPLICATIONS

Figure 7 is a typical 1.544 MHz T1 application. The SSI 78P300 is shown in the Host mode with the 2180A T1/ESF Framer providing the digital interface with the host controller. Both devices are controlled through the serial interface. The power supply inputs are tied to a common bus with appropriate decoupling capacitors installed (1.0 μF on the transmit side, 68 μF and 0.1 μF on the receive side.)

SSI 78P300 2.048 MHz E1/CEPT INTERFACE APPLICATIONS

Figure 8 is a typical 2.048 MHz E1/CEPT application. The SSI 78P300 is shown in Hardware mode with the 2181 E1/CRC4 Framer. Resistors are installed in line with the transmit transformer for loading a $75\,\Omega$ coaxial cable. The in-line resistors are not required for transmission on 100 Ω shielded twisted-pair lines. As in the T1 application Figure 7, this configuration is illustrated with a crystal in place to enable the SSI 38P300 Jitter Attenuation Loop, and a single power supply bus. The hard-wired control lines for TAOS, LLOOP and RLOOP are individually controllable, and the LLOOP and RLOOP lines are also tied to a single control for the Reset function.




FIGURE 7: Typical SSI 78P300 1.544 MHz T1 Application (Host Mode)

6-14

. 8253965 0012820 434 **...**





FIGURE 8: Typical SSI 78P300 2.048 MHz E1 Application (Hardware Mode)







ORDERING INFORMATION

PART DESCRIPTION	ORDER NO.	PKG. MARK
SSI 78P300 28-Pin PLCC	78P300-IH	78P300-IH
SSI 78P300 28-Pin DIP	78P300-IP	78P300-IP

No responsibility is assumed by Silicon Systems for use of this product nor for any infringements of patents and trademarks or other rights of third parties resulting from its use. No license is granted under any patents, patent rights or trademarks of Silicon Systems. Silicon Systems reserves the right to make changes in specifications at any time without notice. Accordingly, the reader is cautioned to verify that the data sheet is current before placing orders.

Silicon Systems, Inc., 14351 Myford Road, Tustin, CA 92680-7022 (714) 573-6000, FAX (714) 573-6914

1293 - rev. 6-16 ©1991 Silicon Systems, Inc.

8253965 0012822 207