

3875081 G E SOLID STATE

01E 13642 D

T-52-11-00

**CD4049A, CD4050A Types****CMOS Hex Buffer/Converters**

**CD4049A—Inverting Type**  
**CD4050A—Non-Inverting Type**

The CD4049A and CD4050A are inverting and non-inverting hex buffers, respectively, and feature logic-level conversion using only one supply voltage ( $V_{CC}$ ). The input-signal high level ( $V_{IH}$ ) can exceed the  $V_{CC}$  supply voltage when these devices are used for logic-level conversions. These devices are intended for use as CMOS to DTL/TTL converters and can drive directly two DTL/TTL loads. ( $V_{CC}=5\text{ V}$ ,  $V_{OL} \geq 0.4\text{ V}$ , and  $I_{DN} \geq 3.2\text{ mA}$ .)

The CD4049A and CD4050A are designated as replacements for CD4009A and CD4010A, respectively. Because the CD4049A and CD4050A require only one power supply, they are preferred over the CD4009A and CD4010A and should be used in place of the CD4009A and CD4010A in all inverter, current driver, or logic-level conversion applications. In these applications the CD4049A and CD4050A are pin compatible with the CD4009A and CD4010A respectively, and can be substituted for these devices in existing as well as in new designs. Terminal No. 16 is not connected internally on the CD4049A or CD4050A, therefore, connection to this terminal is of no consequence to circuit operation. For applications not requiring high sink-current or voltage conversion, the CD4069 Hex Inverter is recommended.


These types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic package (E suffix), 16-lead ceramic flat packages (K suffix), and in chip form (H suffix).

**Features:**

- High sink current for driving 2 TTL loads
- High-to-low level logic conversion
- Quiescent current specified to 15 V
- Maximum input leakage of  $1\text{ }\mu\text{A}$  at 15 V (full-package-temperature range)

**Applications:**

- CMOS to DTL/TTL hex converter
- CMOS current "sink" or "source" driver
- CMOS high-to-low logic-level converter



**RECOMMENDED OPERATING CONDITIONS** at  $T_A=25^\circ\text{C}$ , Except as Noted.  
 For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	Min.	Max.	
Supply-Voltage Range ( $V_{CC}$ ) (For $T_A=\text{Full Package-Temperature Range}$ )	3	12	V
Input Voltage Range ( $V_I$ )	$V_{CC}^*$	12	V

\*The CD4049 and CD4050 have high-to-low-level voltage conversion capability but not low-to-high-level; therefore it is recommended that  $V_I \geq V_{CC}$ .

**STATIC ELECTRICAL CHARACTERISTICS**

Characteristic	Conditions		Limits at Indicated Temperatures ( $^\circ\text{C}$ )						Units				
			D, F, K, H Packages			E Package							
			$V_O$ (V)	$V_{IN}$ (V)	$V_{CC}$ (V)	-55	+25	+125					
						Typ.	Limit	Typ.	Limit				
Quiescent Device Current, $I_L$ Max.													
Output Voltage: Low-Level, $V_{OL}$			—	0, 5	5	0 Typ.; 0.05 Max.				V			
				0, 10	10	0 Typ.; 0.05 Max.							
				0, 5	5	4.95 Min.; 5 Typ.							
				0, 10	10	9.95 Min.; 10 Typ.							
Noise Immunity: Inputs Low, $V_{NL}$										V			
CD4050A			3.6	—	5	1.5 Min.; 2.25 Typ.							
			7.2	—	10	3 Min.; 4.5 Typ.							
Inputs High, $V_{NH}$			1.4	—	5	1.5 Min.; 2.25 Typ.							
			2.8	—	10	3 Min.; 4.5 Typ.							
			3.6	—	5	1 Min.; 1.5 Typ.							
			7.2	—	10	2 Min.; 3 Typ.							
All Types										V			
Inputs Low, $V_{NL}$													
CD4049A													
Inputs High, $V_{NH}$													
Noise Margin: Inputs Low, $V_{NML}$ Min.										V			
CD4050A													
Inputs High, $V_{NMH}$ Min.													
CD4049A													
Output Drive Current: N-Channel (Sink), $I_{DN}$ Min.										mA			
CD4050A													
P-Channel (Source), $I_{DP}$ Min.													
CD4049A													
Input Leakage Current, $I_{IL}, I_{IH}$ Max.										$\mu\text{A}$			
CD4050A													

3875081 G E SOLID STATE

01E 13643 D

T-52-11-00

## CD4049A, CD4050A Types

## MAXIMUM RATINGS, Absolute-Maximum Values:

STORAGE-TEMPERATURE RANGE ( $T_{stg}$ ) ..... -65 to +150°COPERATING-TEMPERATURE RANGE ( $T_A$ ):

PACKAGE TYPES D, F, K, H ..... -55 to +125°C

PACKAGE TYPE E ..... -40 to +85°C

DC SUPPLY-VOLTAGE RANGE, ( $V_{CC}$ ):(Voltages referenced to  $V_{SS}$  Terminal) ..... -0.5 to +15 VPOWER DISSIPATION PER PACKAGE ( $P_D$ ):FOR  $T_A = -40$  to +60°C (PACKAGE TYPE E) ..... 500 mWFOR  $T_A = +60$  to +85°C (PACKAGE TYPE E) ..... Derate Linearly at 12 mW/°C to 200 mWFOR  $T_A = -55$  to +100°C (PACKAGE TYPES D, F, K) ..... 500 mWFOR  $T_A = +100$  to +125°C (PACKAGE TYPES D, F, K) ..... Derate Linearly at 12 mW/°C to 200 mW

DEVICE DISSIPATION PER OUTPUT TRANSISTOR

FOR  $T_A$  = FULL PACKAGE-TEMPERATURE RANGE (ALL PACKAGE TYPES) ..... 100 mWINPUT VOLTAGE RANGE, ALL INPUTS ..... -0.5 to  $V_{DD} + 0.5$  V

LEAD TEMPERATURE (DURING SOLDERING):

At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm) from case for 10 s max. ..... +265°C




Fig. 3—Minimum and maximum voltage transfer characteristics for CD4050A.




Fig. 4—Minimum and maximum voltage transfer characteristics for CD4049A.




Fig. 6—Typical voltage transfer characteristics as a function of temperature for CD4049A.




Fig. 7—Typical voltage transfer characteristics as a function of temperature for CD4050A.




Fig. 9—Typical and minimum p-channel drain characteristics as a function of gate-to-source voltage ( $V_{GS}$ ) for CD4049A, CD4050A.Fig. 10—Typical high-to-low level propagation delay time vs.  $C_L$  for CD4049A.

Fig. 2—Minimum and maximum voltage transfer characteristics for CD4049A.






Fig. 5—Minimum and maximum voltage transfer characteristics for CD4050A.

Fig. 8—Typical and minimum n-channel drain characteristics as a function of gate-to-source voltage ( $V_{GS}$ ) for CD4049A, CD4050A.Fig. 11—Typical high-to-low level propagation delay time vs.  $C_L$  for CD4050A.

T-52-11-00

## CD4049A, CD4050A Types

DYNAMIC ELECTRICAL CHARACTERISTICS at  $T_A=25^\circ\text{C}$ ; Input  $t_r, t_f=20 \text{ ns}$ ,  $C_L=15 \text{ pF}$ ,  $R_L=200 \text{ k}\Omega$

CHARACTERISTIC	CONDITIONS		LIMITS ALL PKGS.		UNITS	
	$V_I$	$V_{CC}$	Typ.	Max.		
Propagation Delay Time: Low-to-High, $t_{PLH}$					ns	
	CD4049A	5	5	60		
		10	10	25		
	CD4050A	5	5	75		
High-to-Low, $t_{PHL}$	CD4049A	10	10	35	ns	
		5	5	55		
	CD4050A	5	5	110		
		10	10	25		
Transition Time: Low-to-High, $t_{TLH}$					ns	
	CD4049A	5	5	50		
		10	10	30		
	CD4050A	5	5	20		
High-to-Low, $t_{THL}$					ns	
	CD4049A	10	10	16		
		5	5	40		
	CD4050A	—	—	—		
Input Capacitance, $C_I$	CD4049A	—	—	15	—	pF
	CD4050A	—	—	5	—	pF




Fig. 14—Typical high-to-low level transition time vs.  $C_L$  for CD4049A, CD4050A.




Fig. 15—Typical low-to-high level transition time vs.  $C_L$  for CD4049A, CD4050A.




Fig. 17—Typical power dissipation vs. transition time per inverter CD4049A.




Fig. 18—Typical power dissipation vs. transition time per inverter CD4050A.




Fig. 19—Noise immunity test circuit.




Fig. 20—Input leakage current test circuit.




Fig. 12—Typical low-to-high level propagation delay time vs.  $C_L$  for CD4049A.




Fig. 13—Typical low-to-high level propagation delay time vs.  $C_L$  for CD4050A.




Fig. 16—Typical dissipation characteristics for CD4049A, CD4050A.




Fig. 22—(a) Schematic diagram of CD4049A, 1 of 6 identical units.

(b) Schematic diagram of CD4050A, 1 of 6 identical units.








T-90-20

## Dimensional Outlines (Cont'd)

## Ceramic Flat Packs

## (K) SUFFIX (JEDEC MO-004-AF)

14-Lead



SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.008	0.100		0.21	2.54
B	0.015	0.019	1	0.381	0.482
C	0.003	0.006		0.077	0.152
e	0.050 TP		2	1.27 TP	
E	0.200	0.300		5.1	7.6
H	0.600	1.000		15.3	25.4
L	0.150	0.350		3.9	8.8
N	14		3		14
Q	0.005	0.050		0.13	1.27
S	0.000	0.050		0.00	1.27
Z	0.300		4	7.62	
Z <sub>1</sub>	0.400		4	10.16	

92SS-4300R3

## NOTES:

- Refer to JEDEC Publication No. 95 for Rules for Dimensioning Peripheral Lead Outlines.
- Leads within 0.005" (0.12 mm) radius of True Position (TP) at maximum material condition.
- N is the maximum quantity of lead positions.
- Z and Z<sub>1</sub> determine a zone within which all body and lead irregularities lie.

## (K) SUFFIX (JEDEC MO-004-AG)

16-Lead

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.008	0.100		0.21	2.54
B	0.015	0.019	1	0.381	0.482
C	0.003	0.006		0.077	0.152
e	0.050 TP		2	1.27 TP	
E	0.200	0.300		5.1	7.6
H	0.600	1.000		15.3	25.4
L	0.150	0.350		3.9	8.8
N	16		3	16	
Q	0.005	0.050		0.13	1.27
S	0.000	0.025		0.00	0.63
Z	0.300		4	7.62	
Z <sub>1</sub>	0.400		4	10.16	

92CS-1727IR3

## (K) SUFFIX

24-Lead

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.075	0.120		1.91	3.04
B	0.018	0.022	1	0.458	0.558
C	0.004	0.007	1	0.102	0.177
e	0.050 TP		2	1.27 TP	
E	0.600	0.700		15.24	17.78
H	1.150	1.350		29.21	34.29
L	0.225	0.325		5.72	8.25
N	24		3	24	
Q	0.035	0.070		0.89	1.77
S	0.060	0.110	1	1.53	2.79
Z	0.700		4	17.78	
Z <sub>1</sub>	0.750		4	19.05	

92CS-1994R2

## (K) SUFFIX

28-Lead

SYMBOL	INCHES		NOTE	MILLIMETERS	
	MIN.	MAX.		MIN.	MAX.
A	0.075	0.120		1.91	3.04
B	0.018	0.022	1	0.458	0.558
C	0.004	0.007	1	0.102	0.177
e	0.050 TP		2	1.27 TP	
E	0.600	0.700		15.24	17.78
H	1.150	1.350		29.21	34.29
L	0.225	0.325		5.72	8.25
N	28		3	28	
Q	0.035	0.070		0.89	1.77
S	0	0.060	1	0	1.53
Z	0.700		4	17.78	
Z <sub>1</sub>	0.750		4	19.05	

92CS-2097Z