D2795, AUGUST 1985 REVISED OCTOBER 1986


- 8-Bit Resolution
- Easy Microprocessor Interface or Stand-Alone Operation
- Operates Ratiometrically or with 5-V Reference
- 4- or 8-Channel Multiplexer Options with Address Logic
- Shunt Regulator Allows Operation with High-Voltage Supplies
- Input Range 0 to 5 V with Single 5-V Supply
- Remote Operation with Serial Data Link
- Inputs and Outputs are Compatible with TTL and MOS
- Conversion Time of 32 μs at f<sub>clock</sub> = 250 kHz
- Designed to be Interchangeable with National Semiconductor ADC0834 and ADC0838

DEVILOR	TOTAL UNADJ	USTED ERROR
DEVICE	A SUFFIX	B SUFFIX
ADC0834	± 1 LSB	± 1/2 LSB
ADC0838	+ 1 LSB	+ 1/2 LSB


#### description

These devices are 8-bit successive-approximation analog-to-digital converters, each with an input-configurable multichannel multiplexer and serial input/output. The serial input/output is configured to interface with standard shift registers or microprocessors. Detailed information on interfacing with most popular microprocessors is readily available from the factory.


The ADC0834 (4-channel) and ADC0838 (8-channel) multiplexer is software configured for single-ended or differential inputs as well as pseudo-differential input assignments. The differential analog voltage input allows for common-mode rejection or offset of the analog zero input voltage value. In addition, the voltage reference input can be adjusted to allow encoding any smaller analog voltage span to the full 8 bits of resolution.



ADC0838 . . . N PACKAGE (TOP VIEW)



ADC0838 . . . FN PACKAGE (TOP VIEW)



The ADC0834AI, ADC0834BI, ADC0838AI, and ADC0838BI are characterized for operation from  $-40\,^{\circ}\text{C}$  to 85 °C. The ADC0834AC, ADC0834BC, ADC0838AC, and ADC0838BC are characterized for operation from 0 °C to 70 °C.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1985, Texas Instruments Incorporated

POST OFFICE BOX 655303 - DALLAS, TEXAS 75265

2-47

# functional block diagram START FLIP FLOP LSB FIRST BITSO 7 NOTE A: For the ADC0834, DI is input directly to the D input of SELECT 1; SELECT 0 is forced to a high. SAR LOGIC AND LATCH CS ONE BITS 0 - 7 S BIT SHIFT REGISTER SELECT 1 ODD FVEN EN LADDER AND DECODER ANALOG MUX TO INTERNAL CIRCUITS ADC0838 SE + ONLY



#### functional description

The ADC0834 and ADC0838 use a sample data comparator structure that converts differential analog inputs by a successive-approximation routine. Operation of both devices is similar with the exception of a select enable  $(\overline{SE})$  input, an analog common input, and multiplexer addressing. The input voltage to be converted is applied to a channel terminal and is compared to ground (single-ended), to an adjacent input (differential), or to a common terminal (pseudo-differential) that can be an arbitrary voltage. The input terminals are assigned a positive (+) or negative (-) polarity. If the signal input applied to the assigned positive terminal is less than the signal on the negative terminal, the converter output is all zeros.

Channel selection and input configuration are under software control using a serial data link from the controlling processor. A serial communication format allows more functions to be included in a converter package with no increase in size. In addition, it eliminates the transmission of low-level analog signals by locating the converter at the analog sensor and communicating serially with the controlling processor. This process returns noise-free digital data to the processor.

A particular input configuration is assigned during the multiplexer addressing sequence. The multiplexer address is shifted into the converter through the data input (DI) line. The multiplexer address selects the analog inputs to be enabled and determines whether the input is single-ended or differential. When the input is differential, the polarity of the channel input is assigned. Differential inputs are assigned to adjacent channel pairs. For example, channel 0 and channel 1 may be selected as a differential pair. These channels cannot act differentially with any other channel. In addition to selecting the differential mode, the polarity may also be selected. Either channel of the channel pair may be designated as the negative or positive input.

The common input on the ADC0838 can be used for a pseudo-differential input. In this mode, the voltage on the common input is considered to be the negative differential input for all channel inputs. This voltage can be any reference potential common to all channel inputs. Each channel input can then be selected as the positive differential input. This feature is useful when all analog circuits are biased to a potential other than ground.

A conversion is initiated by setting the chip select  $(\overline{CS})$  input low, which enables all logic circuits. The  $\overline{CS}$  input must be held low for the complete conversion process. A clock input is then received from the processor. On each low-to-high transition of the clock input, the data on the DI input is clocked into the multiplexer address shift register. The first logic high on the input is the start bit. A 3- to 4-bit assignment word follows the start bit. On each successive low-to-high transition of the clock input, the start bit and assignment word are shifted through the shift register. When the start bit is shifted into the start location of the multiplexer register, the input channel is selected and conversion starts. The SAR Status output (SARS) goes high to indicate that a conversion is in progress, and the DI input to the multiplexer shift register is disabled the duration of the conversion.

An interval of one clock period is automatically inserted to allow the selected multiplexed channel to settle. The data output DO comes out of the high-impedance state and provides a leading low for this one clock period of multiplexer settling time. The SAR comparator compares successive outputs from the resistive ladder with the incoming analog signal. The comparator output indicates whether the analog input is greater than or less than the resistive ladder output. As the conversion proceeds, conversion data is simultaneously output from the DO output pin, with the most significant bit (MSB) first.

After eight clock periods the conversion is complete and the SAR Status (SARS) output goes low.

The ADC0834 outputs the least-significant-bit-first data after the MSB-first data stream. If the shift enable  $\overline{(SE)}$  line is held high on the ADC0838, the value of the least significant bit (LSB) will remain on the data line. When  $\overline{SE}$  is forced low, the data is then clocked out as LSB-first data. (To output LSB first, the  $\overline{SE}$  control input must first go low, then the data stored in the 9-bit shift register outputs LSB first.) When  $\overline{CS}$  goes high, all internal registers are cleared. At this time the output circuits go to the high-impedance state. If another conversion is desired, the  $\overline{CS}$  line must make a high-to-low transition followed by address information.




# functional description (continued)

The DI and DO pins can be tied together and controlled by a bidirectional processor I/O bit received on a single wire. This is possible because the DI input is only examined during the multiplexer addressing interval and the DO output is still in a high-impedance state.

Detailed information on interfacing to most popular microprocessors is readily available from the factory.

#### sequence of operation



ADC0834 MUX ADDRESS CONTROL LOGIC TABLE


	CHA	NNEL	. NUI	MBER		
SGL/DIF	ODD/EVEN	SELECT BIT 1	0	1	2	3
L	L	L	-	_		
L	L	н			+	
L	н	L		+		
L	н	н				+
н	L	Ł	+			
Н	L	н			+	
н	н	L		+		
Н	Н	Н				+

H = high level, L : low level, or + - polarity of selected input pin



2-50

POST OFFICE BOX 655303 + DALLAS, TEXAS 75265





#### ADC0838 MUX ADDRESS CONTROL LOGIC TABLE

MUX ADDRESS					SEL	ECTED	CHAN	INEL N	IUMBE	R		
SGL/DIF	ODD/EVEN	SEL	ECT		0	1	I		2	3	3	сом
3GL/DIF	ODD/EVEN	1	0	0	1	2	3	4	5	6	7	
L	L	L	L	+	-							
L	L	L	Н			+	-					
L	L	н	L					+	-			
L	L	Н	Н							+		
L	Н	L	L	-	+						-	
L	Н	L	Н				+					
L	Н	н	L					+				
L	Н	н	Н									
Н	L	L	L	+								-
н	L	L	Н			+						
н	L	Н	L					+				
Н	L	н	Н							+		
Н	Н	L	L		+							
н	н	L	Н				+					
н	н	Н	L						+			
Н	Н	Н	Н								-	

H = high level, L = low level, - or + = polarity of selected input

# absolute maximum ratings over recommended operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Notes 1 and 2)	6.5 V
Input voltage range: Logic	-0.3~V to 15 $V$
Analog	/ to V <sub>CC</sub> + 0.3 V
Input current: V + input	15 mA
Any other input	± 5 mA
Total input current for package	± 20 mA
Operating free-air temperature range: All and Bl suffixes	-40°C to 85°C
AC and BC suffixes	0°C to 70°C
Storage temperature range	-65°C to 150°C
Case temperature for 10 seconds: FN package	260°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds: N package	260°C

NOTES: 1. All voltage values, except differential voltages, are with respect to the network ground terminal.

2. Internal zener diodes are connected from the V<sub>CC</sub> input to ground and from the V + input to ground. The breakdown voltage of each zener diode is approximately 7 V. One zener diode can be used as a shunt regulator and connects to V<sub>CC</sub> through a regular diode. When the voltage regulator powers the converter, this zener and regular diode combination ensures that the V<sub>CC</sub> input (6.4 V) is less than the zener breakdown voltage. A series resistor is recommended to limit current into the V + input.



# recommended operating conditions

			MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	6.3	٧
ViH	High-level input voltage		2	-		· V
VIL	Low-level input voltage				0.8	V .
fclock	Clock frequency		10	10 40	400	kHz
	Clock duty cycle (see Note 3)		40		60	%
twH(CS)	Pulse duration, CS high		220			ns
t <sub>su</sub>	Setup time, CS low, SE low, or	data valid before clock*	350			ns
th	Hold time, data valid after clock		90			ns
		Al and Bl suffixes	- 40		85	°C
TA	Operating free-air temperature	AC and BC suffixes	0		70	1

NOTE 3: The clock duty cycle range ensures proper operation at all clock frequencies. If a clock frequency is used outside the recommended duty cycle range, the minimum pulse duration (high or low) is 1 µs.

electrical characteristics over recommended range of operating free-air temperature,  $V_{CC} = V_{+} = 5 \text{ V}$ ,  $f_{clock} = 250 \text{ kHz}$  (unless otherwise noted)

#### digital section

PARAMETER		TEST CONDITIONS†		AI, BI SUFFIX			AC.	LIBUT		
				MIN	TYP‡	MAX	MIN	TYP <sup>‡</sup>	MAX	UNIT
	High-level output voltage	$V_{CC} = 4.75 \text{ V},$	I <sub>OH</sub> = -360 μA	2.4			2.8			v
∨он		$V_{CC} = 4.75 \text{ V},$	1 <sub>OH</sub> = -10 μA	4.5			4.6			<b>.</b> .
VOL	Low-level output voltage	$V_{CC} = 5.25 \text{ V},$	I <sub>OL</sub> = 1.6 mA			0.4			0.34	٧
ΉΗ	High-level input current	V <sub>IH</sub> = 5 V			0.005	1		0.005	1	μΑ
IIL.	Low-level input current	V <sub>1L</sub> = 0		1	- 0.005	- 1		- 0.005	- 1	μΑ
ЮН	High-level output (source) current	V <sub>OH</sub> = 0,	T <sub>A</sub> = 25°C	-6.5	- 14		-6.5	- 14		mA
lOL	Low-level output (sink) current	VOL = VCC,	T <sub>A</sub> = 25°C	8	16		8	16		mA
	High-impedance-state output	V <sub>O</sub> = 5 V,	T <sub>A</sub> = 25°C		0.01	3		0.01	3_	μА
loz	current (DO or SARS)	$V_0 = 0$ ,	T <sub>A</sub> = 25°C	T	~0.01	- 3		-0.01	- 3	
Ci	Input capacitance				5			5		рF
Co	Output capacitance				5			5		pF

†All parameters are measured under open-loop conditions with zero common-mode input voltage (unless otherwise specified). ‡All typical values are at  $V_{CC} = V_{+} = 5 \text{ V}$ ,  $T_{A} = 25 \text{ °C}$ .



electrical characteristics over recommended range of operating free-air temperature, VCC = V + = 5 V,  $f_{clock} = 250 \text{ kHz}$  (unless otherwise noted)

#### analog and converter section

	PARAMETER		TEST CONDITIONS†	MIN	TYP <sup>‡</sup>	MAX	UNIT
V <sub>ICR</sub>	Common-mode input voltage range		See Note 4	- 0.05 to			V
				V <sub>CC</sub> + 0.05			
	Standby input current	On-channel $V_1 = 5 \text{ V at on-channel}$				1	
lie i n i s		Off-channel	V <sub>I</sub> = 0 at off-channel			- 1	1 .
l(stdby)	(see Note 5)	On-channel	V <sub>I</sub> = 0 at on-channel,			- 1	μΑ
		Off-channel	V <sub>I</sub> = 5 V at off-channel			1	1
ri(ref)	Input resistance to refe	rence ladder		1.3	2.4	5.9	kΩ

#### total device

	PARAMETER	TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
٧z	Internal zener diode breakdown voltage	I <sub>I</sub> = 15 mA at V + pin, See Note 2	6.3	7	8.5	v
icc	Supply current		1	1	2.5	mA

<sup>&</sup>lt;sup>†</sup>All parameters are measured under open-loop conditions with zero common-mode input voltage.

- NOTES: 2. Internal zener diodes are connected from the V<sub>CC</sub> input to ground and from the V + input to ground. The breakdown voltage of each zener diode is approximately 7 V. One zener diode can be used as a shunt regulator and connects to V<sub>CC</sub> through a regular diode. When the voltage regulator powers the converter, this zener and regular diode combination ensures that the V<sub>CC</sub> input (6.4 V) is less than the zener breakdown voltage. A series resistor is recommended to limit current into the V + input.
  - 4. If channel IN is more positive than channel IN +, the digital output code will be 0000 0000. Connected to each analog input are two on-chip diodes that conduct forward current for analog input voltages one diode drop above V<sub>CC</sub>. Care must be taken during testing at low V<sub>CC</sub> levels (4.5 V) because high-level analog input voltage (5 V) can, especially at high temperatures, cause this input diode to conduct and cause errors for analog inputs that are near full-scale. As long as the analog voltage does not exceed the supply voltage by more than 50 mV, the output code will be correct. To achieve an absolute 0 V to 5 V input voltage range requires a minimum V<sub>CC</sub> of 4.950 V for all variations of temperature and load.
  - Standby input currents are currents going into or out of the on or off channels when the A/D converter is not performing conversion and the clock is in a high or low steady-state condition.

 $<sup>^{\</sup>ddagger}$ All typical values are at V<sub>CC</sub> = 5 V, V + = 5 V, T<sub>A</sub> = 25 °C.

# operating characteristics $V + = V_{CC} = 5 V$ , $f_{clock} = 250 kHz$ , $t_r = t_f = 20 ns$ , $T_A = 25 °C$ (unless otherwise noted)

		TEST CONDITIONS†	BI, BC SUFFIX			AI, AC SUFFIX			UNIT	
	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
	Supply-voltage variation	error	$V_{CC} = 4.75 \text{ V to } 5.25 \text{ V}$		± 1/16	± 1/4		± 1/16	± 1/4	LSB
	Total unadjusted error (see Note 6)  Common-mode error		V <sub>ref</sub> = 5 V, T <sub>A</sub> = MIN to MAX			± 1/2			± 1	LSB
			Differential mode		± 1/16	± 1/4		± 1/16	± 1/4	LSB
	Change in zero-error fro $V_{CC} = 5 \text{ V}$ to internal a diode operation (see No.	zener	$I_1 = 15 \text{ mA at V} + \text{pin},$ $V_{ref} = 5 \text{ V}, V_{CC} \text{ open}$			1			1	LSB
	Propagation delay time,	MSB-first data	C <sub>L</sub> = 100 pF		650	1500		650	1500	
<sup>t</sup> pd	output data after CLK↓ (see Note 7)	LSB-first data			250	600		250	600	ns
	Output disable time,		$C_L = 10 \text{ pF}, R_L = 10 \text{ k}\Omega$		125	250		125	250	ns
tdis	DO or SARS after CS↑		$C_L = 100 \text{ pF}, R_L = 2 \text{ k}\Omega$			500			500	115
t <sub>conv</sub>	Conversion time (multiplexer					8			8	clock periods

<sup>†</sup>All parameters are measured under open-loop conditions with zero common-mode input voltage. For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

- NOTES: 2. Internal zener diodes are connected from the V<sub>CC</sub> input to ground and from the V+ input to ground. The breakdown voltage of each zener diode is approximately 7 V. One zener diode can be used as a shunt regulator and connects to V<sub>CC</sub> through a regular diode. When the voltage regulator powers the converter, this zener and regular diode combination ensures that the V<sub>CC</sub> input (6.4 V) is less than the zener breakdown voltage. A series resistor is recommended to limit current into the V+ input.
  - 6. Total unadjusted error includes offset, full-scale, linearity, and multiplexer errors.
  - The most significant bit (MSB) data is output directly from the comparator and therefore requires additional delay to allow for comparator response time.

#### PARAMETER MEASUREMENT INFORMATION




FIGURE 1. DATA INPUT TIMING



# PARAMETER MEASUREMENT INFORMATION






FIGURE 2. DATA OUTPUT TIMING







NOTE A: C<sub>L</sub> includes probe and jig capacitance

FIGURE 3. OUTPUT DISABLE TIME TEST CIRCUIT AND VOLTAGE WAVEFORMS



# TYPICAL CHARACTERISTICS






# FIGURE 4

LINEARITY ERROR

FIGURE 5








FIGURE 6

FIGURE 7



# TYPICAL CHARACTERISTICS





**OUTPUT CURRENT** 

