

SC Duplex Single Mode Transceiver

Technical Data

Features

- SC Duplex Single Mode Transceiver
- Singe +5 V Power Supply
- Multisourced 1 x 9 Pin Configuration
- Aqueous Washable Plastic Package
- Interchangeable with HFBR-5103 and Other LED Multisourced 1 x 9 Transceivers
- Unconditionally Eyesafe Laser IEC 825/CDRH Class 1 Compliant
- Conforms to ANSI X3.184-1993 Standard for FDDI SMF-PMD Category 1 Optoelectronic Performance
- Compatible with the HFCT-5205

Applications


- FDDI SMF-PMD1
- Fast Ethernet
- ATM Compatible

Description

The HFCT-5103 transceiver is a high performance, cost effective module for serial optical data communications applications specified for a signal rate of 125 Mbd. It is designed to provide an FDDI SMF-PMD1 link. for FDDI or Fast Ethernet applications and is also compatible with ATM/SONET/SDH transceivers.

This module is designed for single mode fiber and operates at a nominal wavelength of 1300 nm. It incorporates Hewlett-Packard's high performance, reliable, long wavelength optical devices and proven circuit technology to give long life and consistent service.

HFCT-5103



The transmitter section uses an advanced Fabry - Perot laser with full IEC 825 and CDRH Class I eye safety.

The receiver section uses an MOVPE grown planar PIN photodetector for low dark current and excellent responsivity.

A pseudo-ECL logic interface simplifies interface to external circuitry.

Connection Diagram

RECEIVER SIGNAL GROUND	0	1		$\overline{\circ}$
RECEIVER DATA OUT	0	2		N/C
RECEIVER DATA OUT BAR	0	3		
SIGNAL DETECT	0 (4		
RECEIVER POWER SUPPLY	0 !	5	TOP VIEW	
TRANSMITTER POWER SUPPLY	0 (6		
TRANSMITTER DATA IN BAR	0 :	7		
TRANSMITTER DATA IN	0 1	8		N/C
TRANSMITTER SIGNAL GROUND	0 1	9		\circ

Pin Descriptions

Pin 1 Receiver Signal Ground VEE:

Directly connect this pin to the receiver ground plane.

Pin 2 Receiver Data Out RD+:

Terminate this high-speed, differential, PECL output with standard PECL techniques.

Pin 3 Receiver Data Out Bar RD-:

Terminate this high-speed, differential, PECL output with standard PECL techniques.

Pin 4 Signal Detect SD:

Normal optical input levels to the receiver result in a logic "1" output.

Low optical input levels to the receiver result in a fault condition indicated by a logic "0" output.

This Signal Detect output can be used to drive a PECL input on an upstream circuit, such as Signal Detect input or Loss of Signalbar.

Pin 5 Receiver Power Supply V_{CC}:

Provide +5 V dc via the recommended transmitter power supply filter circuit. Locate the power supply filter circuit as close as possible to the V_{CC} pin.

Pin 6 Transmitter Power Supply V_{CC} :

Provide +5 V dc via the recommended transmitter power supply filter circuit. Locate the power supply filter circuit as close as possible to the V_{CC} pin.

Pin 7 Transmitter Data In Bar TD-:

Terminate this high-speed, differential Transmitter Data Input with standard PECL techniques.

Pin 8 Transmitter Data In TD+:

Terminate this high-speed, differential Transmitter Data Input with standard PECL techniques.

Pin 9 Transmitter Signal Ground V_{EE} :

Directly connect this pin to the transmitter ground plane.

Mounting Studs

The mounting studs are provided for mechanical attachment to the circuit board. They are embedded in the nonconductive plastic housing and are not tied to the transceiver internal circuit and should be soldered into plated-through holes on the printed circuit board.

■ 4447584 0017980 502 ■

Functional Description Receiver Section

Design

The receiver section contains an InGaAs/InP photodetector and a preamplifier within the receptacle, coupled to a postamp/decision circuit on a separate circuit board.

The postamplifier is ac coupled to the preamplifier as illustrated in Figure 1. The coupling capacitor is large enough to pass the FDDI test pattern at 125 Mbd and the SONET/SDH test pattern at 155 Mbd without significant distortion or performance penalty. If a lower signal rate, or a code which has significantly more low frequency content is used, sensitivity, jitter and pulse distortion could be degraded.

Figure 1 also shows a filter network which limits the bandwidth of the preamp output signal. The filter is designed to bandlimit the preamp output noise and thus improve the receiver sensitivity.

These components will also reduce the sensitivity of the receiver as the signal bit rate is increased above 155 Mbd.

Noise Immunity

The receiver includes internal circuit components to filter power supply noise. Under some conditions of EMI and power supply noise, external power supply filtering may be necessary. If receiver sensitivity is found to be degraded by power supply noise, the filter network illustrated in Figure 2 may be used to improve performance. The values of the filter components are general recommendations and may be changed to suit a particular system environment. Shielded inductors are recommended.

Terminating the Outputs

The PECL Data outputs of the receiver may be terminated with the standard Thevenin-equivalent 50 ohm to $V_{\rm CC}$ –2 V termination.

Other standard PECL terminating techniques may be used.

The two outputs of the receiver should be terminated with identical load circuits to avoid unnecessarily large ac current in V_{CC}. If the outputs are loaded identically, the ac current is largely nulled. The SD output of the receiver is PECL logic and must be loaded if it is to be used. The signal detect circuit is much slower than the data path, so the ac noise generated by an asymmetrical load is negligible. Power consumption may be reduced by using a higher than normal load impedance for the SD output. Transmission line effects are not generally a problem as the switching rate is slow.

The Signal Detect Circuit

The signal detect circuit works by sensing the peak level of the received signal and comparing this level to a reference.




Figure 1. Receiver Block Diagram.




Figure 2. π Filter Network for Noise Filtering.

4447584 0017981 449

Functional Description Transmitter Section

Design


This transmitter section uses a buried heterostructure Fabry-Perot laser as its optical source. The package of this laser is designed to allow repeatable coupling into single mode fiber. In addition, this package has been designed to be compliant with IEC 825 Class 1 and CDRH Class I eye safety requirements. The optical output is controlled by a custom IC which detects the laser output via the monitor photodiode. This IC provides both dc and ac current drive to the laser to ensure correct

modulation, eye diagram and extinction ratio over temperature, supply voltage and life.

PCB Mounting

The HFCT-5103 has two solderable mounting studs. These studs are not electrically connected. The transceiver is designed for common production processes. It may be wave soldered and aqueous washed providing the process plug is in place.

Each process plug can only be used once during processing, although with subsequent use, it can be used as a dust cover.



 ${\bf Figure~3.~Simplified~Transmitter~Schematic.}$

Performance Specifications

Absolute Maximum Ratings

Parameter	Symbol	Minimum	Maximum	Units
Storage Temperature	Ts	-40	+85	°C
Operating Temperature	_	0	+70	~€
Lead Soldering Temperature/Time	_	_	+240/10	°C/s
Output Current (Other Outputs)	I _{out}	0	30	mA
Input Voltage	_	GND	V_{CC}	V
Power Supply Voltage	_	0	+6	V

Operating Environment

Parameter	Symbol	Minimum	Maximum	Units
Power Supply Voltage	$ m v_{cc}$	+4.75	+5.25	V
Ambient Operating Temperature	T_{op}	0	+70	℃

Transmitter Section

(Ambient Operating Temperature $T_A = 0^{\circ}\text{C}$ to 70°C , $V_{\text{CC}} = 4.75 \text{ V}$ to 5.25 V)

Parameter	Symbol	Minimum	Maximum	Units	Notes
Output Center Wavelength	λce	1261	1360	nm	_
Output Spectral Width (RMS)	Δλ	_	7.7	nm	_
Average Optical Output Power	Po	-20	-14	dBm	1
Extinction Ratio	Er	8.2	_	dB	_
Power Supply Current	Icc	_	140	mA	2
Output Pulse Mask	Compliant with FDDI SMF-PMD1				
Output Eye	Compliant with Bellcore TR-NWT-000253 and ITU Recommendation G957				

Receiver Section

(Ambient Operating Temperature T_A = 0°C to 70°C, V_{CC} = 4.75 V to 5.25 V)


Parameter	Symbol	Minimum	Typical	Maximum	Units	Notes
Receiver Sensitivity	_	_	_	-31	dBm	3
Maximum Input Power	-	-8.0	_	_	dBm	_
Alarm ON		-43	_	-31	dBm	_
Hysteresis	_	0.5	_	4.0	dB	_
Power Supply Current	I_{cc}	_	80	100	mA	4
Data Outputs PECL Alarm Output PECL	-00			100	nui	1


Notes:


- 1. Output power is power coupled into a single mode fiber.
- 2. The power supply current varies with temperature. Maximum current is specified at V_{CC} = Maximum @ maximum temperature (not including terminations) and end of life.
- 3. Minimum sensitivity and saturation levels for an FDDI test pattern as defined in FDDI SMF-PMD1 with 4B/5B NRZI encoded data that contains a duty cycle base-line wander effect of 50 kHz and a 2²³-1 PRBS with 72 ones and 72 zeros inserted (ITU-T recommendation G958).
- 4. The current excludes the output load current.

4447584 0017983 211 📟

Drawing Dimensions








ELECTRICAL PINS ARE NOMINALLY 0.46/0.018 DIAMETER
MOUNTING POSTS ARE NOMINALLY 1.27/0.050 DIAMETER

-	T	1	
DIM.	MIN.	MAX.	
Α	· -	39.16	
В	_	12.70	
C	_	25.40	
D	0.65	0.85	
E	2.92	3.68	
F		10.35	
G	_	20.32	
Н	_	15.93	
J	- 20.32		
K	AS SHOWN IN DIAGRAM		

ALL DIMENSIONS IN MILLIMETERS

Ordering Information



Recommended Part Number: HFCT-5103D

Handling Precautions

- 1. The HFCT-5103 can be damaged by current surges or overvoltage. Power supply transient precautions should be taken.
- 2. Normal handling precautions for electrostatic sensitive devices should be taken.