


AK93C45/L

1024bit Serial EEPROM

| Features |
|---|
| ADVANCED CMOS E2PROM TECHNOLOGY READ/WRITE NON-VOLATILE MEMORY |
| WIDE VCC OPERATION |
| AK93C45 ••• $Vcc = 2.5V \sim 5.5V$ AK93C45L••• $Vcc = 1.8V \sim 5.5V$ |
| 1024 bits, 64 × 16 organization |
| SERIAL INTERFACE |
| - Interfaces with popular microcontrollers and standard microprocessors LOW POWER CONSUMPTION |
| - 1mA max. Read Operation |
| - 3 μ A Max. Standby, CMOS interface |
| HIGH RELIABILITY |
| Automatic write cycle time-out with auto-ERASE |
| Busy/Ready status signal |
| Software controlled write protection |
| IDEAL FOR LOW DENSITY DATA STORAGE |
| - Low cost, space saving, 8-pin package |
| APPLICATION VERSATILITY |
| - Portable equipment, Telephones, Alarm Devices, Electronic Locks, |

Appliances, Terminals, Smart Cards, Satellite Receivers, Tuners, etc.



0008-E-00

ASAHI KASEI) _®

'94/10

= 0983635 0001359 389 **=**

General Description

The AK93C45/L is a 1024-bit serial CMOS E2PROM divided into 64 registers of 16 bits each. Each register is independently addressable for read, write and erase operations. The AK93C45/L has 5 instructions such as READ, WRITE, ERASE, EWEN (erase/write enable) and EWDS (erase/write disable). Those instructions control the AK93C45/L.

The AK93C45 can operate full function under wide operating voltage range from 2.5V to 5.5V (AK93C45L: 1.8V to 5.5V). The charge up circuit is integrated for high voltage generation that is used for write operation.

A serial interface of AK93C45/L, consisting of chip select (CS), serial clock (SK), data-in (DI) and data-out (DO), can easily be controlled by popular microcontrollers or standard microprocessors. AK93C45/L takes in the write data from data input pin (DI) to a register synchronously with rising edge of input pulse of serial clock pin (SK). And at read operation, AK93C45/L takes out the read data from a register to data output pin (DO) synchronously with rising edge of SK.

The DO pin is usually in high impedance state. The DO pin outputs "L" or "H" in case of data output or Busy/Ready signal output.

Software controlled write protection

The AK93C45/L has software write protection function. When Vcc is applied to the part, the part automatically powers up in the ERASE/WRITE Disable state. In the ERASE/WRITE disable state, execution of ERASE/WRITE instructions is disabled. Before ERASE/WRITE instructions are executed, EWEN instruction must be executed. The ERASE/WRITE enable state continues until EWDS instruction is executed or Vcc is removed from the part.

Execution of a read instruction is independent of both EWEN and EWDS instructions.

• Busy/Ready status signal

goes into a high impedance state.

After a write instruction, the DO output serves as a Busy/Ready status indicator. After the falling edge of the CS initiates the self-timed programming cycle, the DO indicates the Busy/Ready status of the chip if the CS is brought high after a minimum of 250ns (Tcs). DO=logical "0" indicates that programming is still in progress. DO=logical "1" indicates that the register at the address specified in the instruction has been written with the new data pattern contained in the instruction and the part is ready for a next instruction. The Busy/Ready status indicator is only valid when CS is active (high). When CS is low, the DO output


The Busy/Ready signal outputs until a start bit (Logic"1") of the next instruction is given to the part.

0008-E-00

Product Selection Guide

| Model | Temp.Range | Vcc | Package |
|-----------|----------------|-------------|------------------|
| AK93C45 | -30 °C ~ 70 °C | 2.5V ~ 5.5V | 8pin Plastic DIP |
| AK93C45F | -30 °C ~ 70 °C | 2.5V ~ 5.5V | 8pin Plastic SOP |
| AK93C45L | -30 °C ~ 70 °C | 1.8V ~ 5.5V | 8pin Plastic DIP |
| AK93C45LF | -30 °C ~ 70 °C | 1.8V ~ 5.5V | 8pin Plastic SOP |

■ Pin Configuration



| Pin Name | Function |
|----------|--------------------|
| CS | Chip Select |
| SK | Serial Data Clock |
| DI | Serial Data Input |
| DO | Serial Data Output |
| GND | Ground |
| Vcc | Power Supply |
| NC | Not Connected |

0008-E-00

| Functional Description |
|------------------------|

The AK93C45/L has 5 instructions such as READ, WRITE, ERASE, EWEN (erase/write enable) and EWDS (erase/write disable). A valid instruction consists of a Start Bit (Logic"1"), the appropriate Op Code and the desired memory Address location.

The CS pin must be brought low for a minimum of 250ns (Tcs) between each instruction when the instruction is continuously executed.

| Instruction | Start | Op | Address | Data | Comments |
|-------------|--------|-----------------|---------|--------|--|
| | Bit | Code | | | |
| READ | 1 | 10 | A5-A0 | D15-D0 | Reads data stored in memory, at specified address. |
| WRITE | 1 | 01 | A5-A0 | D15-D0 | Writes register. |
| EWEN | 1 | 00 | 11XXXX | | Write enable must precede all programming modes. |
| EWDS | 1 | 00 | 00XXXX | | Disables all programming instructions. |
| ERASE | 1 | 11 | A5-A0 | | Erase register A5A4A3A2A1A0. |
| ERAL | //1/// | //00 /// | 10XXXX | | Erase all registers. |
| WRAL | 1 | 00 | 01XXXX | D15-D0 | Writes all registers. |

The WRAL and ERAL instructions are used for factory function test only. User can't use these instructions.

Write

The write instruction is followed by 16 bits of data to be written into the specified address. After the last bit of data is put on the DI pin, the CS pin must be brought low before the next rising edge of the SK clock. This falling edge of the CS initiates the self-timed programming cycle. The DO indicates the Busy/Ready status of the chip if the CS is brought high after a minimum of 250ns (Tcs). DO=logical "0" indicates that programming is still in progress. DO=logical "1" indicates that the register at the address specified in the instruction has been written with the new data pattern contained in the instruction and the part is ready for a next instruction.

It is not necessary for the AK93C45/L to erase instruction before write instruction since the AK93C45/L provides automatic erase function.




Fig1. WRITE

0008-E-00

'94/10

- 4 -

■ 0983635 0001362 973 **■**

Read

The read instruction is the only instruction which outputs serial data on the DO pin.

Following the Start bit, first Op code and address are decoded, then the data from the selected memory location is available at the DO pin. A dummy bit (logical "0") precedes the 16-bit data from the selected memory location. The output data changes are synchronized with the rising edges of the serial clock (SK).




Fig2. READ

Erase/Write Enable and Disable

When Vcc is applied to the part, the part automatically powers up in the ERASE/WRITE Disable state. In the ERASE/WRITE disable state, execution of ERASE/WRITE instructions is disable. Before ERASE/WRITE instructions are executed, EWEN instruction must be executed. The ERASE/WRITE enable state continues until EWDS instruction is executed or Vcc is removed from the part. Execution of a read instruction is independent of both EWEN and EWDS instructions.




Fig3. EWEN/EWDS

0008-E-00

Erase

The erase instruction sets all bits of the register at the address specified in the instruction to the logical "1". The erase instruction is not needed for the AK93C45/L since the AK93C45/L provides automatic erase function. However this instruction is provided for instruction compatibility with the AK93C46.




Fig4. ERASE

Precautions for use

The treatment and assembly of AK93C45/L require careful attention to electrical over-stress, just like general CMOS devices.

When the part is assembled, human bodies, work benches and measurement equipments should be connected to ground. On the boards, decoupling capacitors (0.1uF) between VCC and GND should be located as near as possible to the part.

0008-E-00

ABSOLUTE MAXIMUM RATINGS

| Parameter | Symbol | Min | Max | Unit |
|-----------------------------|--------|------|---------|------|
| Power Supply | VCC | -0.6 | +6.0 | V |
| All Input Voltages | VIO | -0.6 | VCC+0.6 | V |
| with Respect to Ground | | | | |
| Ambient storage temperature | Tst | -65 | +150 | လ |

Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITION

| Parameter | Symbol | Min | Max | Unit |
|-------------------------------|--------|-----|-----|------|
| Power Supply | VCC | 2.5 | 5.5 | V |
| Ambient Operating Temperature | Ta | -30 | +70 | ొ |

♦ AK93C45L

| Parameter | Symbol | Min | Max | Unit |
|-------------------------------|--------|-----|-----|---------------|
| Power Supply | VCC | 1.8 | 5.5 | V |
| Ambient Operating Temperature | Ta | -30 | +70 | ${\mathbb C}$ |

0008-E-00

ELECTRICAL CHARACTERISTICS

■ AK93C45 Electrical Characteristics

1) D.C. ELECTRICAL CHARACTERISTICS

($2.5V \le Vcc \le 5.5V$, $-30 ^{\circ}C \le Ta \le 70 ^{\circ}C$, unless otherwise specified)

| Parameter | Symbol | Condition | Min. | Max. | Unit |
|----------------------|--------|-------------------------|------------------|------------|------|
| Current Dissipation | ICC | VCC=5.5V | | 1 | mA |
| | 1 | VIN=VIH//VIL | | | 1 |
| | | tSK=1us \ DO=OPEN | | | |
| | | Read Operation | | | |
| Current Dissipation | ICCsb | VCC=5.5V \ CS=GND | | 3 | uА |
| (Standby) | | VIN=VCC/GND | Ī | | 1 |
| . ` ` | İ | DO=OPEN | | İ | |
| Toront IV:ah Valtaga | VIH1 | VCC=5V ± 10% | 2.0 | VCC + 0.5 | V |
| Input High Voltage | VIH2 | $2.5V \le VCC \le 5.5V$ | $0.8 \times VCC$ | VCC + 0.5 | V |
| Tour Tour Waltons | VIL1 | VCC=5V ± 10% | -0.1 | 0.8 | V |
| Input Low Voltage | VIL2 | $2.5V \le VCC \le 5.5V$ | -0.1 | 0.15 × VCC | V |
| | VOH1 | VCC=5V ± 10% | 2.2 | | V |
| Output Wigh Voltage | | IOH1=-0.4mA | | | |
| Output High Voltage | VOH2 | $2.5V \le VCC \le 5.5V$ | 0.8 × VCC | | V |
| | | IOH2=-0.1mA | | | |
| | VOL1 | VCC=5V ± 10% | | 0.4 | V |
| Output Low Voltage | | IOL1=2.1mA | | | |
| Culput Low Voltage | VOL2 | $2.5V \le VCC \le 5.5V$ | | 0.4 | V |
| | | IOL2=1.0mA | | | |
| Input Leakage | ILI | VCC=5.5V \ VIN=5.5V | | ± 10 | uA |
| Output Leakage | ILO | VCC=5.5V | | ± 10 | uА |
| | | VOUT=5.5V CS=GND | | | |

AK93C45 is TTL compatible under Vcc= $5.0V \pm 10\%$.

2) A.C. ELECTRICAL CHARACTERISTICS

(2.5V \leq Vcc \leq 5.5V, -30 °C \leq Ta \leq 70 °C , unless otherwise specified)

| Parameter | Simbol | Condition | Min. | Max. | Unit |
|-----------------------|--------|-------------------------|------|------|------|
| SV Cuele Time | tSKP1 | $4.5V \le VCC \le 5.5V$ | 1 | | us |
| SK Cycle Time | tSKP2 | $2.5V \le VCC < 4.5V$ | 2 | | us |
| SK Pulse Width | tSKW1 | 4.5V ≤ VCC ≤ 5.5V | 500 | | ns |
| SK Pulse Width | tSKW2 | $2.5V \le VCC < 4.5V$ | 1 | | us |
| CS Setup Time | tCSS | | 100 | | ns |
| CS Hold Time | tCSH | | 0 | | ns |
| Data Setup Time | tDIS1 | 4.5V ≤ VCC ≤ 5.5V | 200 | | ns |
| Data Setup Time | tDIS2 | $2.5V \le VCC < 4.5V$ | 400 | | ns |
| Data Hold Time | tDIH1 | 4.5V ≤ VCC ≤ 5.5V | 200 | | ns |
| Data Hold Time | tDIH2 | $2.5V \le VCC < 4.5V$ | 400 | | ns |
| Output delay | tPD1 | 4.5V ≤ VCC ≤ 5.5V | | 500 | ns |
| Output delay | tPD2 | $2.5V \le VCC < 4.5V$ | | 1 | us |
| Selftimed Programming | tE/W1 | $4.5V \le VCC \le 5.5V$ | | 10 | ms |
| Time | tE/W2 | $2.5V \le VCC < 4.5V$ | | 15 | ms |
| Min CS Low Time | tCS | | 250 | | ns |
| CS to Status Valid | tSV | CL=100pF | | 500 | ns |
| CS to Output High-Z | tOZ | | | 100 | ns |

■ AK93C45L Electrical Characteristics

1) D.C. ELECTRICAL CHARACTERISTICS

($1.8V \leq Vcc \leq 5.5V,$ –30 $^{\circ}C \leq Ta \leq 70$ $^{\circ}C$, unless otherwise specified)

| Parameter | Symbol | Condition | Min. | Max. | Unit |
|----------------------|----------|-------------------------|------------------|-------------------|------|
| Current Dissipation | ICC | VCC=5.5V | | 1 | mA |
| İ | | VIN=VIH//VIL | | | |
| | | tSK=1us \ DO=OPEN | <u> </u> | | |
| | | Read Operation | | | |
| Current Dissipation | ICCsb | VCC=5.5V \ CS=GND | | 3 | uA |
| (Standby) | | VIN=VCC/GND | | | |
| | <u> </u> | DO=OPEN | | İ | |
| Toront Trink Walters | VIH1 | VCC=5V ± 10% | 2.0 | VCC + 0.5 | V |
| Input High Voltage | VIH2 | $2.5V \le VCC \le 5.5V$ | $0.8 \times VCC$ | VCC + 0.5 | V |
| | VIH3 | $1.8V \le VCC < 2.5V$ | $0.8 \times VCC$ | VCC + 0.5 | V |
| Input Low Voltage | VIL1 | VCC=5V ± 10% | -0.1 | 0.8 | V |
| Input Low Voltage | VIL2 | $2.5V \le VCC \le 5.5V$ | -0.1 | $0.15 \times VCC$ | V |
| | VIL3 | $1.8V \le VCC < 2.5V$ | -0.1 | $0.2 \times VCC$ | V |
| | VOH1 | VCC=5V ± 10% | 2.2 | | V |
| Output High Voltage | | IOH1=-0.4mA | | | |
| Output High Voltage | VOH2 | $2.5V \le VCC \le 5.5V$ | $0.8 \times VCC$ | | V |
| | | IOH2=-0.1mA | • | | |
| | VOH3 | $1.8V \le VCC < 2.5V$ | $0.8 \times VCC$ | | V |
| | | IOH3=-0.1mA | | | |
| | VOL1 | VCC=5V ± 10% | | 0.4 | V |
| Output Low Voltage | | IOL1=2.1mA | | | |
| Output Dow Voltage | VOL2 | $2.5V \le VCC \le 5.5V$ | | 0.4 | V |
| | | IOL2=1.0mA | | | |
| | VOL3 | $1.8V \le VCC < 2.5V$ | | 0.4 | V |
| | | IOL3=0.1mA | | | 1 |
| Input Leakage | ILI | VCC=5.5V \ VIN=5.5V | | ± 10 | uA |
| Output Leakage | ILO | VCC=5.5V | | ± 10 | uA |
| | | VOUT=5.5V \ CS=GND | | | |


AK93C45HL is TTL compatible under Vcc= $5.0V \pm 10\%$.

0008-E-00


2) A.C. ELECTRICAL CHARACTERISTICS

(1.8V \leq Vcc \leq 5.5V, -30 °C \leq Ta \leq 70 °C , unless otherwise specified)

| Parameter | Simbol | Condition | Min. | Max. | Unit |
|-----------------------|--------|-------------------------|------|------|------|
| | tSKP1 | $4.5V \le VCC \le 5.5V$ | 1 | | us |
| SK Cycle Time | tSKP2 | $2.0V \le VCC < 4.5V$ | 2 | | us |
| | tSKP3 | $1.8V \le VCC < 2.0V$ | 4 | | us |
| | tSKW1 | $4.5V \le VCC \le 5.5V$ | 500 | | ns |
| SK Pulse Width | tSKW2 | $2.0V \le VCC < 4.5V$ | 1 | | us |
| | tSKW3 | 1.8V ≤ VCC < 2.0V | 2 | | us |
| CS Setup Time | tCSS | | 100 | | ns |
| CS Hold Time | tCSH | | 0 | | ns |
| | tDIS1 | 4.5V ≤ VCC ≤ 5.5V | 200 | | ns |
| Data Setup Time | tDIS2 | $2.5V \le VCC < 4.5V$ | 400 | | ns |
| | tDIS3 | $1.8V \le VCC < 2.5V$ | 800 | | ns |
| • | tDIH1 | 4.5V ≤ VCC ≤ 5.5V | 200 | | ns |
| Data Hold Time | tDIH2 | $2.5V \le VCC < 4.5V$ | 400 | | ns |
| | tDIH3 | $1.8V \le VCC < 2.5V$ | 800 | | ns |
| | tPD1 | 4.5V ≤ VCC ≤ 5.5V | | 500 | ns |
| Output delay | tPD2 | 2.5V ≤ VCC < 4.5V | | 1 | us |
| | tPD3 | $1.8V \le VCC < 2.5V$ | | 2 | us |
| Selftimed Programming | tE/W1 | 4.5V ≤ VCC ≤ 5.5V | • | 10 | ms |
| Time | tE/W2 | 2.5V ≤ VCC < 4.5V | | 15 | ms |
| 111116 | tE/W3 | 2.0V ≤ VCC < 2.5V | | 20 | ms |
| | tE/W4 | 1.8V ≤ VCC < 2.0V | | 25 | ms |
| Min CS Low Time | tCS | | 250 | | ns |
| CS to Status Valid | tSV | CL=100pF | | 500 | ns |
| CS to Output High-Z | tOZ1 | 2.5V ≤ VCC ≤ 5.5V | | 100 | ns |
| | tOZ2 | $1.8V \le VCC < 2.5V$ | | 250 | ns |




The Start of Instruction



The End of Instruction

0008-E-00




Busy/Ready Signal Output

0008-E-00

PACKAGE OUTLINE

(UNIT:mm)

8pinDIP



0008-E-00