
HM5117800 Series

2,097,152-word × 8-bit Dynamic RAM

HITACHI

ADE-203-632C (Z)

Rev. 3.0

Feb. 24, 1997

Description

The Hitachi HM5117800 is a CMOS dynamic RAM organized 2,097,152-word × 8-bit. It employs the most advanced CMOS technology for high performance and low power. The HM5117800 offers Fast Page Mode as a high speed access mode. Multiplexed address input permits the HM5117800 to be packaged in standard 28-pin plastic SOJ and 28-pin TSOP.

Features


- Single 5 V ($\pm 10\%$)
- High speed
- Access time: 50 ns/60 ns/70 ns (max)
- Power dissipation
 - Active mode: 605 mW/550mW/495 mW (max)
 - Standby mode : 11 mW (max)
 : 0.83 mW (max) (L-version)
- Fast page mode capability
- Long refresh period
 - 2048 refresh cycles : 32 ms
 : 128 ms (L-version)
- 4 variations of refresh
 - $\overline{\text{RAS}}$ -only refresh
 - $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ refresh
 - Hidden refresh
 - Self refresh (L-version)
- Battery backup operation (L-version)

Datasheet Title

Ordering Information

Type No.	Access time	Package
HM5117800J-5	50 ns	400-mil 28-pin plastic SOJ (CP-28DA)
HM5117800J-6	60 ns	
HM5117800J-7	70 ns	
HM5117800LJ-5	50 ns	
HM5117800LJ-6	60 ns	
HM5117800LJ-7	70 ns	
HM5117800S-5	50 ns	300-mil 28-pin plastic SOJ (CP-28DNA)
HM5117800S-6	60 ns	
HM5117800S-7	70 ns	
HM5117800LS-5	50 ns	
HM5117800LS-6	60 ns	
HM5117800LS-7	70 ns	
HM5117800TT-5	50 ns	400-mil 28-pin plastic TSOP II (TTP-28DA)
HM5117800TT-6	60 ns	
HM5117800TT-7	70 ns	
HM5117800LTT-5	50 ns	
HM5117800LTT-6	60 ns	
HM5117800LTT-7	70 ns	
HM5117800TS-5	50 ns	300-mil 28-pin plastic TSOP II (TTP-28DB)
HM5117800TS-6	60 ns	
HM5117800TS-7	70 ns	
HM5117800LTS-5	50 ns	
HM5117800LTS-6	60 ns	
HM5117800LTS-7	70 ns	

Pin Arrangement




Pin Description

Pin name	Function
A0 to A10	Address input Row/Refresh address A0 to A10 Column address A0 to A9
I/O0 to I/O7	Data input/data output
RAS	Row address strobe
CAS	Column address strobe
WE	Read/Write enable
OE	Output enable
V _{cc}	Power supply
V _{ss}	Ground
NC	No connection

Datasheet Title

Block Diagram



Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Voltage on any pin relative to V_{SS}	V_T	-1.0 to +7.0	V
Supply voltage relative to V_{SS}	V_{CC}	-1.0 to +7.0	V
Short circuit output current	I_{out}	50	mA
Power dissipation	P_T	1.0	W
Operating temperature	T_{opr}	0 to +70	°C
Storage temperature	T_{stg}	-55 to +125	°C

Recommended DC Operating Conditions ($T_a = 0$ to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	V_{CC}	4.5	5.0	5.5	V	1
Input high voltage	V_{IH}	2.4	—	6.5	V	1
Input low voltage	V_{IL}	-1.0	—	0.8	V	1

Note: 1. All voltage referred to V_{SS} .

Datasheet Title

DC Characteristics (Ta = 0 to +70°C, V_{CC} = 5 V ±10%, V_{SS} = 0 V)

HM5117800									
Parameter	Symbol	-5		-6		-7		Unit	Test conditions
		Min	Max	Min	Max	Min	Max		
Operating current ^{*1, *2}	I _{CC1}	—	110	—	100	—	90	mA	t _{RC} = min
Standby current	I _{CC2}	—	2	—	2	—	2	mA	TTL interface RAS, CAS = V _{IH} Dout = High-Z
		—	1	—	1	—	1	mA	CMOS interface RAS, CAS ≥ V _{CC} - 0.2V Dout = High-Z
Standby current (L-version)	I _{CC2}	—	150	—	150	—	150	μA	CMOS interface RAS, CAS ≥ V _{CC} - 0.2V Dout = High-Z
RAS-only refresh current ^{*2}	I _{CC3}	—	110	—	100	—	90	mA	t _{RC} = min
Standby current ^{*1}	I _{CC5}	—	5	—	5	—	5	mA	RAS = V _{IH} CAS = V _{IL} Dout = enable
CAS-before-RAS refresh current	I _{CC8}	—	110	—	100	—	90	mA	t _{RC} = min
Fast page mode current ^{*1, *3}	I _{CC7}	—	100	—	90	—	85	mA	t _{PC} = min
Battery backup current ^{*4} (Standby with CBR refresh) (L-version)	I _{CC10}	—	500	—	500	—	500	μA	CMOS interface Dout = High-Z CBR refresh: t _{RC} = 62.5 μs t _{RAS} ≤ 0.3 μs
Self refresh mode current (L-version)	I _{CC11}	—	300	—	300	—	300	μA	CMOS interface RAS, CAS ≤ 0.2V Dout = High-Z
Input leakage current	I _{LI}	-10	10	-10	10	-10	10	μA	0 V ≤ Vin ≤ 7 V
Output leakage current	I _{LO}	-10	10	-10	10	-10	10	μA	0 V ≤ Vout ≤ 7 V Dout = disable
Output high voltage	V _{OH}	2.4	V _{CC}	2.4	V _{CC}	2.4	V _{CC}	V	High Iout = -5 mA
Output low voltage	V _{OL}	0	0.4	0	0.4	0	0.4	V	Low Iout = 4.2 mA

Notes: 1. I_{CC} depends on output load condition when the device is selected. I_{CC} max is specified at the output open condition.

2. Address can be changed once or less while RAS = V_{IL}.

3. Address can be changed once or less while CAS = V_{IH}.

4. CAS = L (≤ 0.2 V) while RAS = L (≤ 0.2 V).

Capacitance ($T_a = 25^\circ\text{C}$, $V_{CC} = 5\text{ V} \pm 10\%$)

Parameter	Symbol	Typ	Max	Unit	Notes
Input capacitance (Address)	C_{i1}	—	5	pF	1
Input capacitance (Clocks)	C_{i2}	—	7	pF	1
Output capacitance (Data-in, Data-out)	C_{io}	—	7	pF	1, 2

Notes: 1. Capacitance measured with Boonton Meter or effective capacitance measuring method.
 2. $\overline{CAS} = V_{IH}$ to disable Dout.

AC Characteristics ($T_a = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$)*1, *2, *18

Test Conditions

- Input rise and fall time: 5 ns
- Input timing reference levels: 0.8 V, 2.4 V
- Output load: 2 TTL gate + C_L (100 pF) (Including scope and jig)

Datasheet Title

Read, Write, Read-Modify-Write and Refresh Cycles (Common parameters)

		HM5117800							
		-5		-6		-7			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Random read or write cycle time	t _{RC}	90	—	110	—	130	—	ns	
RAS precharge time	t _{RP}	30	—	40	—	50	—	ns	
CAS precharge time	t _{CP}	7	—	10	—	10	—	ns	
RAS pulse width	t _{RAS}	50	10000	60	10000	70	10000	ns	
CAS pulse width	t _{CAS}	13	10000	15	10000	18	10000	ns	
Row address setup time	t _{ASR}	0	—	0	—	0	—	ns	
Row address hold time	t _{RAH}	7	—	10	—	10	—	ns	
Column address setup time	t _{ASC}	0	—	0	—	0	—	ns	
Column address hold time	t _{CAH}	7	—	10	—	15	—	ns	
RAS to CAS delay time	t _{RCD}	17	37	20	45	20	52	ns	3
RAS to column address delay time	t _{RAD}	12	25	15	30	15	35	ns	4
RAS hold time	t _{RSH}	13	—	15	—	18	—	ns	
CAS hold time	t _{CSH}	50	—	60	—	70	—	ns	
CAS to RAS precharge time	t _{CRP}	5	—	5	—	5	—	ns	
OE to Din delay time	t _{OED}	13	—	15	—	18	—	ns	5
OE delay time from Din	t _{DZO}	0	—	0	—	0	—	ns	6
CAS delay time from Din	t _{DZC}	0	—	0	—	0	—	ns	6
Transition time (rise and fall)	t _T	3	50	3	50	3	50	ns	7

Read Cycle

HM5117800									
Parameter	Symbol	-5		-6		-7		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Access time from $\overline{\text{RAS}}$	t_{RAC}	—	50	—	60	—	70	ns	8, 9
Access time from $\overline{\text{CAS}}$	t_{CAC}	—	13	—	15	—	18	ns	9, 10, 17,
Access time from address	t_{AA}	—	25	—	30	—	35	ns	9, 11, 17,
Access time from $\overline{\text{OE}}$	t_{OEA}	—	13	—	15	—	18	ns	9
Read command setup time	t_{RCS}	0	—	0	—	0	—	ns	
Read command hold time to $\overline{\text{CAS}}$	t_{RCH}	0	—	0	—	0	—	ns	12
Read command hold time to $\overline{\text{RAS}}$	t_{RRH}	0	—	0	—	0	—	ns	12
Column address to $\overline{\text{RAS}}$ lead time	t_{RAL}	25	—	30	—	35	—	ns	
Column address to $\overline{\text{CAS}}$ lead time	t_{CAL}	25	—	30	—	35	—	ns	
$\overline{\text{CAS}}$ to output in low-Z	t_{CLZ}	0	—	0	—	0	—	ns	
Output data hold time	t_{OH}	3	—	3	—	3	—	ns	
Output data hold time from $\overline{\text{OE}}$	t_{OHO}	3	—	3	—	3	—	ns	
Output buffer turn-off time	t_{OFF}	—	13	—	15	—	15	ns	13
Output buffer turn-off to $\overline{\text{OE}}$	t_{OEZ}	—	13	—	15	—	15	ns	13
$\overline{\text{CAS}}$ to Din delay time	t_{CDD}	13	—	15	—	18	—	ns	5

Write Cycle

HM5117800									
Parameter	Symbol	-5		-6		-7		Unit	Notes
		Min	Max	Min	Max	Min	Max		
Write command setup time	t_{WCS}	0	—	0	—	0	—	ns	14
Write command hold time	t_{WCH}	7	—	10	—	15	—	ns	
Write command pulse width	t_{WP}	7	—	10	—	10	—	ns	
Write command to $\overline{\text{RAS}}$ lead time	t_{RWL}	13	—	15	—	18	—	ns	
Write command to $\overline{\text{CAS}}$ lead time	t_{CWL}	13	—	15	—	18	—	ns	
Data-in setup time	t_{DS}	0	—	0	—	0	—	ns	15
Data-in hold time	t_{DH}	7	—	10	—	15	—	ns	15

Datasheet Title

Read-Modify-Write Cycle

		HM5117800							
		-5		-6		-7			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Read-modify-write cycle time	t_{RWC}	131	—	155	—	181	—	ns	
$\overline{RAS}$ to $\overline{WE}$ delay time	t_{RWD}	73	—	85	—	98	—	ns	14
$\overline{CAS}$ to $\overline{WE}$ delay time	t_{CWD}	36	—	40	—	46	—	ns	14
Column address to $\overline{WE}$ delay time	t_{AWD}	48	—	55	—	63	—	ns	14
$\overline{OE}$ hold time from $\overline{WE}$	t_{OEH}	13	—	15	—	18	—	ns	

Refresh Cycle

		HM5117800							
		-5		-6		-7			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
$\overline{CAS}$ setup time (CBR refresh cycle)	t_{CSR}	5	—	5	—	5	—	ns	
$\overline{CAS}$ hold time (CBR refresh cycle)	t_{CHR}	7	—	10	—	10	—	ns	
$\overline{WE}$ setup time (CBR refresh cycle)	t_{WRP}	0	—	0	—	0	—	ns	
$\overline{WE}$ hold time (CBR refresh cycle)	t_{WRH}	7	—	10	—	10	—	ns	
$\overline{RAS}$ precharge to $\overline{CAS}$ hold time	t_{RPC}	5	—	5	—	5	—	ns	

Fast Page Mode Cycle

		HM5117800							
		-5		-6		-7			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Fast page mode cycle time	t_{PC}	35	—	40	—	45	—	ns	
Fast page mode $\overline{RAS}$ pulse width	t_{RASP}	—	100000	—	100000	—	100000	ns	16
Access time from $\overline{CAS}$ precharge	t_{CPA}	—	30	—	35	—	40	ns	9, 17
$\overline{RAS}$ hold time from $\overline{CAS}$ precharge	t_{CPRH}	30	—	35	—	40	—	ns	

Fast Page Mode Read-Modify-Write Cycle

		HM5117800							
		-5		-6		-7			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Fast page mode read-modify-write cycle time	t_{PRWC}	76	—	85	—	96	—	ns	
$\overline{WE}$ delay time from $\overline{CAS}$ precharge	t_{CPW}	53	—	60	—	68	—	ns	14

Refresh

Parameter	Symbol	Max	Unit	Note
Refresh period	t_{REF}	32	ms	2048 cycles
Refresh period (L-version)	t_{REF}	128	ms	2048 cycles

Self Refresh Mode (L-version)

		HM5117800L							
		-5		-6		-7			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
$\overline{RAS}$ pulse width (self refresh)	t_{RASS}	100	—	100	—	100	—	μs	19, 20, 21, 22
$\overline{RAS}$ precharge time (self refresh)	t_{RPS}	90	—	110	—	130	—	ns	
$\overline{CAS}$ hold time (self refresh)	t_{CHS}	-50	—	-50	—	-50	—	ns	

- Notes: 1. AC measurements assume $t_r = 5$ ns.
2. An initial pause of 200 μs is required after power up followed by a minimum of eight initialization cycles (any combination of cycles containing $\overline{RAS}$ -only refresh or $\overline{CAS}$ -before- $\overline{RAS}$ refresh). If the internal refresh counter is used, a minimum of eight $\overline{CAS}$ -before- $\overline{RAS}$ refresh cycles are required.
3. Operation with the t_{RCD} (max) limit insures that t_{RAC} (max) can be met, t_{RCD} (max) is specified as a reference point only; if t_{RCD} is greater than the specified t_{RCD} (max) limit, then access time is controlled exclusively by t_{CAC} .
4. Operation with the t_{RAD} (max) limit insures that t_{RAC} (max) can be met, t_{RAD} (max) is specified as a reference point only; if t_{RAD} is greater than the specified t_{RAD} (max) limit, then access time is controlled exclusively by t_{AA} .
5. Either t_{OED} or t_{CDD} must be satisfied.
6. Either t_{DZO} or t_{DZC} must be satisfied.
7. V_{IH} (min) and V_{IL} (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH} (min) and V_{IL} (max).
8. Assumes that $t_{RCD} \leq t_{RCD}$ (max) and $t_{RAD} \leq t_{RAD}$ (max). If t_{RCD} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} exceeds the value shown.
9. Measured with a load circuit equivalent to 2 TTL loads and 100 pF.
10. Assumes that $t_{RCD} \geq t_{RCD}$ (max) and $t_{RAD} \leq t_{RAD}$ (max).
11. Assumes that $t_{RCD} \leq t_{RCD}$ (max) and $t_{RAD} \geq t_{RAD}$ (max).

Datasheet Title


12. Either t_{RCH} or t_{RRH} must be satisfied for a read cycles.
13. t_{OFF} (max) and t_{OEZ} (max) define the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.
14. t_{WCS} , t_{RWD} , t_{CWD} , t_{AWD} and t_{CPW} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if $t_{WCS} \geq t_{WCS}(\text{min})$, the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if $t_{RWD} \geq t_{RWD}(\text{min})$, $t_{CWD} \geq t_{CWD}(\text{min})$, and $t_{AWD} \geq t_{AWD}(\text{min})$, or $t_{CWD} \geq t_{CWD}(\text{min})$, $t_{AWD} \geq t_{AWD}(\text{min})$ and $t_{CPW} \geq t_{CPW}(\text{min})$, the cycle is a read-modify-write and the data output will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.
15. These parameters are referred to $\overline{CAS}$ leading edge in early write cycles and to $\overline{WE}$ leading edge in delayed write or read-modify-write cycles.
16. t_{RASP} defines $\overline{RAS}$ pulse width in Fast page mode cycles.
17. Access time is determined by the longest among t_{AA} , t_{CAC} and t_{CPA} .
18. In delayed write or read-modify-write cycles, $\overline{OE}$ must disable output buffer prior to applying data to the device.
19. Please do not use t_{RASS} timing, $10\ \mu\text{s} \leq t_{RASS} \leq 100\ \mu\text{s}$. During this period, the device is in transition state from normal operation mode to self refresh mode. If $t_{RASS} \geq 100\ \mu\text{s}$, then $\overline{RAS}$ precharge time should use t_{RPS} instead of t_{RP} .
20. If you use $\overline{RAS}$ only refresh or CBR burst refresh mode in normal read/write cycles, 2048 cycles of distributed CBR refresh with $15.6\ \mu\text{s}$ interval should be executed within 32 ms immediately after exiting from and before entering into the self refresh mode.
21. If you use distributed CBR refresh mode with $15.6\ \mu\text{s}$ interval in normal read/write cycle, CBR refresh should be executed within $15.6\ \mu\text{s}$ immediately after exiting from and before entering into self refresh mode.
22. Repetitive self refresh mode without refreshing all memory is not allowed. Once you exit from self refresh mode, all memory cells need to be refreshed before re-entering the self refresh mode again.
23. XXX: H or L (H: $V_{IH}(\text{min}) \leq V_{IN} \leq V_{IH}(\text{max})$, L: $V_{IL}(\text{min}) \leq V_{IN} \leq V_{IL}(\text{max})$)
/////: Invalid Dout
When the address, clock and input pins are not described on timing waveforms, their pins must be applied V_{IH} or V_{IL} .

The diagram illustrates the timing relationships for a DRAM device. The signals shown are $\overline{\text{RAS}}$, $\overline{\text{CAS}}$, Address, $\overline{\text{WE}}$, Din, $\overline{\text{OE}}$, and Dout. The Address signal is divided into Row and Column phases. The timing parameters are defined as follows:


- t_{RC} : Row cycle time (from $\overline{\text{RAS}}$ low to high).
- t_{RAS} : RAS pulse width (from $\overline{\text{RAS}}$ low to high).
- t_{RP} : RAS precharge time (from $\overline{\text{RAS}}$ high to low).
- t_{CSH} : CAS setup time (from $\overline{\text{CAS}}$ low to high).
- t_{CRP} : CAS precharge time (from $\overline{\text{CAS}}$ high to low).
- t_{RCD} : Row to column delay (from $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low).
- t_{RSH} : RAS to column setup time (from $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low).
- t_{CAS} : CAS pulse width (from $\overline{\text{CAS}}$ low to high).
- t_{T} : Turnaround time (from $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low).
- t_{RAD} : Row address delay (from $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ low).
- t_{RAL} : Row address latency (from $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ low).
- t_{CAL} : Column address latency (from $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ low).
- t_{ASR} : Address setup time (from Address low to $\overline{\text{RAS}}$ low).
- t_{RAH} : Address recovery time (from Address high to $\overline{\text{RAS}}$ low).
- t_{ASC} : Address setup time (from Address low to $\overline{\text{CAS}}$ low).
- t_{CAH} : Address recovery time (from Address high to $\overline{\text{CAS}}$ low).
- t_{RCS} : Row to column setup time (from $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low).
- t_{RCH} : Row to column hold time (from $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low).
- t_{RRH} : Row recovery time (from $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low).
- t_{DZC} : Data to column delay (from Din low to $\overline{\text{WE}}$ low).
- t_{CDD} : Column to data delay (from $\overline{\text{WE}}$ low to Dout low).
- t_{DZO} : Data to output delay (from Din low to $\overline{\text{OE}}$ low).
- t_{OEA} : Output enable delay (from $\overline{\text{OE}}$ low to Dout low).
- t_{OED} : Output enable delay (from $\overline{\text{OE}}$ low to Dout low).
- t_{OEZ} : Output enable delay (from $\overline{\text{OE}}$ low to Dout low).
- t_{QHO} : Output hold time (from $\overline{\text{OE}}$ low to Dout low).
- t_{OFF} : Output off time (from $\overline{\text{OE}}$ low to Dout low).
- t_{OH} : Output hold time (from $\overline{\text{OE}}$ low to Dout low).
- t_{AA} : Address to array delay (from Address low to $\overline{\text{RAS}}$ low).
- t_{CAC} : Column to array delay (from $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ low).
- t_{RAC} : Row to array delay (from $\overline{\text{RAS}}$ low to $\overline{\text{CAS}}$ low).
- t_{CLZ} : Column to array delay (from $\overline{\text{CAS}}$ low to $\overline{\text{RAS}}$ low).

Datasheet Title

Early Write Cycle




Delayed Write Cycle^{*18}




Datasheet Title

Read-Modify-Write Cycle*18




RAS-Only Refresh Cycle




Datasheet Title


$\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$ Refresh Cycle




Hidden Refresh Cycle



Fast Page Mode Read Cycle





Fast Page Mode Early Write Cycle



Datasheet Title


Fast Page Mode Delayed Write Cycle^{*18}





Datasheet Title


Self Refresh Cycle (L-version)*19, 20, 21, 22



Package Dimensions


Unit: mm

HM5117800J/LJ Series (CP-28DA)




Datasheet Title

HM5117800S/LS Series (CP-28DNA)




HM5117800TT/LTT Series (TTP-28DA)



Datasheet Title

HM5117800TS/LTS Series (TTP-28DB)



When using this document, keep the following in mind:

1. This document may, wholly or partially, be subject to change without notice.
2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
3. Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
5. No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
6. **MEDICAL APPLICATIONS:** Hitachi's products are not authorized for use in **MEDICAL APPLICATIONS** without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in **MEDICAL APPLICATIONS**.

Datasheet Title

Revision Record

Rev.	Date	Contents of Modification	Drawn by	Approved by
1.0	Sep. 30, 1996	Initial issue	Y. Kasama	M. Mishima
2.0	Dec. 5, 1996	Addition of HM5117800-5 Series Addition of HM5117800S/LS Series (CP-28DNA) Addition of HM5117800TS/LTS Series (TTP-28DB) Power dissipation (active) 660/605 mW(max) to 605/550/495 mW (max) DC Characteristics I _{CC1} max: 120/110 mA to 110/100/90 mA I _{CC3} max: 120/110 mA to 110/100/90 mA I _{CC6} max: 120/110 mA to 110/100/90 mA I _{CC7} max: 100/90 mA to 100/90/85 mA AC Characteristics t _{RRH} min: 0/0 ns to 5/5/5 ns t _{RPC} min: 0/0 ns to 5/5/5 ns	Y. Kasama	M. Mishima
3.0	Feb. 24, 1997	AC Characteristics t _{RRH} min: 5/5/5 ns to 0/0/0 ns		