

128K x 8 Static RAM

Features

- 4.5V 5.5V operation
- CMOS for optimum speed/power
- Low active power (70 ns, LL version)
 - -330 mW (max.) (60 mA)
- Low standby power (70 ns, LL version)
 - 110 μW (max.) (20 μA)
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with \overline{CE}_1 , CE_2 , and \overline{OE} options

Functional Description

The CY62128 is a high-performance CMOS static RAM organized as 131,072 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable (\overline{CE}_1) , an active HIGH chip enable (\overline{CE}_2) , an active LOW output enable (\overline{OE}) , and three-state drivers. This device has an automatic power-down


feature that reduces power consumption by more than 75% when deselected.

Writing to the device is accomplished by taking chip enable one (\overline{CE}_1) and write enable (\overline{WE}) inputs LOW and chip enable two (CE_2) input HIGH. Data on the eight I/O pins (I/O_0) through I/O_7) is then written into the location specified on the address pins (A_0) through A_{16} .

Reading from the device is accomplished by taking chip enable one $(\overline{\text{CE}}_1)$ and output enable $(\overline{\text{OE}})$ LOW while forcing write enable (WE) and chip enable two (CE $_2$) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O₀ through I/O₇) are placed in a high-impedance state when the device is deselected ($\overline{\text{CE}}_1$ HIGH or CE_2 LOW), the outputs are disabled ($\overline{\text{OE}}$ HIGH), or during a write operation ($\overline{\text{CE}}_1$ LOW, CE_2 HIGH, and $\overline{\text{WE}}$ LOW).

The CY62128 is available in a standard 450-mil-wide SOIC, 32-pin TSOP type I and STSOP packages.





Selection Guide

			CY62128-55	CY62128-70
Maximum Access Time (ns)			55	70
Maximum Operating Current	Commercial	L	50	40
		LL	50	40
Maximum CMOS Standby Current	Commercial	L	80	80
		LL	15	15

Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature-65°C to +150°C Ambient Temperature with Power Applied –55°C to +125°C Supply Voltage on V_{CC} to Relative $GND^{[1]}$ –0.5V to +7.0V DC Voltage Applied to Outputs in High Z State $^{[1]}$ -0.5V to V CC + 0.5V DC Input Voltage^[1].....-0.5V to V_{CC} + 0.5V

otes:	

- V_{IL} (min.) = -2.0V for pulse durations of less than 20 ns.
 T_A is the "instant on" case temperature.

Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-Up Current	>200 mA

Operating Range

Range	Ambient Temperature ^[2]	v _{cc}
Commercial	0°C to +70°C	5V ± 10%
Industrial	-40°C to +85°C	5V ± 10%



Electrical Characteristics Over the Operating Range

					(S2128-5	5	(2128-7	0	
Parameter	Description	Test Cond	litions		Min.	Typ ^[3]	Max.	Min.	Typ ^[3]	Max.	Unit
V _{OH}	Output HIGH Voltage	V _{CC} = Min., I _{OH} = -	$V_{CC} = Min., I_{OH} = -1.0 \text{ mA}$					2.4			V
V _{OL}	Output LOW Voltage	$V_{CC} = Min., I_{OL} = 2$.1mA				0.4			0.4	V
V _{IH}	Input HIGH Voltage				2.2		V _{CC} + 0.3	2.2		V _{CC} + 0.3	V
V _{IL}	Input LOW Voltage ^[1]				-0.3		0.8	-0.3		0.8	V
I _{IX}	Input Load Current	$GND \leq V_I \leq V_{CC}$			-1		+1	-1		+1	μΑ
I _{OZ}	Output Leakage Cur- rent	$GND \le V_I \le V_{CC}, O$	utput Disa	bled	+1		+1	+1		+1	μΑ
I _{OS}	Output Short Circuit Current ^[4]	V _{CC} = Max., V _{OUT}	= GND				-300			-300	mA
I _{CC}	V _{CC} Operating	$V_{CC} = Max.$ $I_{OUT} = 0 \text{ mÅ},$ $f = f_{MAX} = 1/t_{RC}$	Com'l			40	115		40	110	mA
	Supply Current			L		30	70		30	60	mA
				LL		30	70		30	60	mA
			Ind.'I			40	115		40	110	mA
				L		30	70		30	70	mA
				LL		30	70		30	70	mA
I _{SB1}	Automatic CE	Power-Down Current $CE_1 \ge V_{IH}$ or $CE_2 \le V_{IL}$, $V_{IN} \ge V_{IH}$ or	Com'l			0.3	25		0.3	1	mA
	—TTL Inputs			L		0.15	3		0.15	1	mA
	·		$V_{IN} \ge V_{IH}$ or		LL		0.1	2		0.1	1
		$V_{IN} \leq V_{IL}, f = f_{MAX}$	Ind.'l			0.3	25		0.3	1	mA
				L		0.15	3		0.15	1	mA
				LL		0.1	2		0.1	1	mA
I _{SB2}	Automatic CE	Max. V _{CC} ,	Com'l			0.4	500		0.4	500	μΑ
	Power-Down Current —CMOS Inputs	$\overline{CE}_1 \ge V_{CC} - 0.3V,$ or $CE_2 \le 0.3V,$		L		0.4	100		0.4	100	μΑ
		$V_{IN} \ge \overline{V}_{CC} - 0.3V$		LL			20			20	μΑ
		or $V_{IN} \le 0.3V$, f=0	Ind			0.4	500		0.4	500	μΑ
				L		0.4	100		0.4	100	μΑ
				LL			40			40	μΑ


Capacitance^[5]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	9	pF
C _{OUT}	Output Capacitance	$V_{CC} = 5.0V$	9	pF

- Typical values are included for reference only and are not tested or guaranteed. Typical values are an average of the distribution across normal production variations as measured at V_{CC} = 5.0V, T_A = 25 °C, and t_{AA}=70ns
 Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
 Tested initially and after any design or process changes that may affect these parameters.



AC Test Loads and Waveforms



Switching Characteristics^[6] Over the Operating Range

		6212	28-55	62128–70		
Parameter	Description	Min.	Max.	Min.	Max.	Unit
READ CYCLE		•	1	1		•
t _{RC}	Read Cycle Time	55		70		ns
t _{AA}	Address to Data Valid		55		70	ns
t _{OHA}	Data Hold from Address Change	5		5		ns
t _{ACE}	CE₁ LOW to Data Valid, CE₂ HIGH to Data Valid		55		70	ns
t _{DOE}	OE LOW to Data Valid		20		35	ns
t _{LZOE}	OE LOW to Low Z	0		0		ns
t _{HZOE}	OE HIGH to High Z ^[7,8]		20		25	ns
t _{LZCE}	CE₁ LOW to Low Z, CE₂ HIGH to Low Z ^[8]	5		5		ns
t _{HZCE}	CE ₁ HIGH to High Z, CE ₂ LOW to High Z ^[7,8]		20		25	ns
t _{PU}	CE₁ LOW to Power-Up, CE₂ HIGH to Power-Up	0		0		ns
t _{PD}	CE₁ HIGH to Power-Down, CE₂ LOW to Power-Down		55		70	ns
WRITE CYCLI	=[9]					
t _{WC}	Write Cycle Time	55		70		ns
t _{SCE}	CE ₁ LOW to Write End, CE ₂ HIGH to Write End	45		60		ns
t _{AW}	Address Set-Up to Write End	45		60		ns
t _{HA}	Address Hold from Write End	0		0		ns
t _{SA}	Address Set-Up to Write Start	0		0		ns
t _{PWE}	WE Pulse Width	45		50		ns
t _{SD}	Data Set-Up to Write End	25		30		ns
t _{HD}	Data Hold from Write End	0		0		ns
t _{LZWE}	WE HIGH to Low Z ^[8]	5		5		ns
t _{HZWE}	WE LOW to High Z ^[7, 8]		20		25	ns

Notes:

- Test conditions assume signal transition time of 5ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I_{OL}/I_{OH} and 100pF load capacitance.

- t_{HZOE} , t_{HZCE} , and t_{HZWE} are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured ± 500 mV from steady-state voltage. At any given temperature and voltage condition, t_{HZOE} is less than t_{LZOE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZOWE} for any given device. The internal write time of the memory is defined by the overlap of CE_1 LOW, CE_2 HIGH, and WE LOW. CE_1 and WE must be LOW and CE_2 HIGH to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.




Data Retention Characteristics (Over the Operating Range for "L" and "LL" version only)


Parameter	Description			Conditions ^[10]	Min.	Тур.	Max.	Unit
V_{DR}	VCC for Data Retention				2.0			V
I _{CCDR}	Data Retention Current	Coml.	L	$V_{CC}=V_{DR}=3.0V$,			100	μΑ
			LL	$CE \ge V_{CC} - 0.3V$, $V_{IN} \ge V_{CC} - 0.3V$ or,		0.4	20	μΑ
		Indl.	L	$V_{IN} \le V_{CC} - 0.5 V_{OI}$		0.4	100	μΑ
			LL				20	μΑ
t _{CDR} ^[3]	Chip Deselect to Data R	etention T	ime		0			ns
t _R ^[3]	Operation Recovery Tim	ne			t _{RC}			ns

Switching Waveforms

Read Cycle No.1^[11,12]



Read Cycle No. 2 (OE Controlled)[12,13]




Notes:

- No input may exceed V_{CC} + 0.5V.
 Device is continuously selected. OE, CE₁ = V_{IL}, CE₂ = V_{IH}.
 WE is HIGH for read cycle.
 Address valid prior to or coincident with CE₁ transition LOW and CE₂ transition HIGH.




Switching Waveforms (continued)

Write Cycle No. 1 ($\overline{\text{CE}}_1$ or CE_2 Controlled) $^{[14,15]}$



Write Cycle No. 2 (WE Controlled, OE HIGH During Write)[14,15]




- 14. Data I/O is high impedance if OE = V_{IH}.
 15. If CE₁ goes HIGH or CE₂ goes LOW simultaneously with WE going HIGH, the output remains in a high-impedance state.
 16. During this period the I/Os are in the output state and input signals should not be applied.



Switching Waveforms (continued)

Write Cycle No.3 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) $^{[14,15]}$



Truth Table

CE ₁	CE ₂	OE	WE	I/O ₀ – I/O ₇	Mode	Power
Н	Х	Χ	Х	High Z	Power-Down	Standby (I _{SB})
Х	L	Χ	Х	High Z	Power-Down	Standby (I _{SB})
L	Н	L	Н	Data Out	Read	Active (I _{CC})
L	Н	Х	L	Data In	Write	Active (I _{CC})
L	Н	Н	Н	High Z	Selected, Outputs Disabled	Active (I _{CC})



Ordering Information


Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
55	CY62128-55SC	S34	32-Lead 450-Mil SOIC	Commercial
	CY62128-55ZC	Z32	32-Lead TSOP Type I	
	CY62128-55ZAC	ZA32	32-Lead STSOP Type I	
70	CY62128-70SC	S34	32-Lead 450-Mil SOIC	Commercial
	CY62128-70ZC	Z32	32-Lead TSOP Type I	
	CY62128-70ZAC	ZA32	32-Lead STSOP Type I	
	CY62128-70ZRC	ZR32	32-Lead Reverse TSOP Type I	
	CY62128-70SI	S34	32-Lead 450-Mil SOIC	Industrial
	CY62128-70ZI	Z32	32-Lead TSOP Type I	
	CY62128-70ZAI	ZA32	32-Lead STSOP Type I	
	CY62128-70ZRI	ZR32	32-Lead Reverse TSOP Type I	
	CY62128L-70SC	S34	32-Lead 450-Mil SOIC	Commercial
	CY62128L-70ZC	Z32	32-Lead TSOP Type I	
	CY62128L-70ZAC	ZA32	32-Lead STSOP Type I	
	CY62128L-70ZRC	ZR32	32-Lead Reverse TSOP Type I	
	CY62128L-70SI	S34	32-Lead 450-Mil SOIC	Industrial
	CY62128L-70ZI	Z32	32-Lead TSOP Type I	
	CY62128L-70ZAI	ZA32	32-Lead STSOP Type I	
	CY62128L-70ZRI	ZR32	32-Lead Reverse TSOP Type I	
	CY62128LL-70SC	S34	32-Lead 450-Mil SOIC	Commercial
	CY62128LL-70ZC	Z32	32-Lead TSOP Type I	
	CY62128LL-70ZAC	ZA32	32-Lead STSOP Type I	
	CY62128LL-70ZRC	ZR32	32-Lead Reverse TSOP Type I	
	CY62128LL-70SI	Z32	32-Lead 450-Mil Type I	Industrial
	CY62128LL-70ZI	Z32	32-Lead TSOP Type I	
	CY62128LL-70ZAI	Z32	32-Lead STSOP Type I	
	CY62128LL-70ZRI	ZR32	32-Lead Reverse TSOP Type I	


Document #: 38-00524-B




Package Diagrams


32-Lead (450 MIL) Molded SOIC S34





32-Lead Thin Small Outline Package Z32










Package Diagrams (continued)

32-Lead Shrunk Thin Small Outline Package ZA32





32-Lead Reverse Thin Small Outline Package ZR32



[©] Cypress Semiconductor Corporation, 1998. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.