

MOS INTEGRATED CIRCUIT

μ PD42S4800L, 424800L

3.3 V OPERATION 4 M-BIT DYNAMIC RAM

512 K-WORD BY 8-BIT, FAST PAGE MODE

Description

The μ PD42S4800L, 424800L are 524 288 words by 8 bits dynamic CMOS RAMs. The fast page mode capability realize high speed access and low power consumption.

Besides, the μ PD42S4800L can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh.

These devices are packed in 28-pin plastic TSOP(II) and 28-pin plastic SOJ.

Features

- 524 288 words by 8 bits organization
- Single +3.3 V $\pm$ 0.3 V power supply
- Fast access and cycle time

Part number	Power consumption Active (MAX.)	Access time (MAX.)	R/W cycle time (MIN.)	Fast page mode cycle time (MIN.)
μ PD42S4800L-A70, 424800L-A70	288 mW	70 ns	130 ns	45 ns
μ PD42S4800L-A80, 424800L-A80	252 mW	80 ns	150 ns	50 ns

- The μ PD42S4800L can execute $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh

Part number	Refresh cycle	Refresh	Power consumption at standby (MAX.)
μ PD42S4800L	1 024 cycles/128 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh	0.36 mW (CMOS level input)
μ PD424800L	1 024 cycles/16 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh	1.8 mW (CMOS level input)

- Multiplexed address inputs ... Row address : A0 to A9, Column address : A0 to A8

The information in this document is subject to change without notice.

Ordering Information

Part number	Access time (MAX.)	Package	Refresh
μPD42S4800LG5-A70	70 ns	28-pin Plastic TSOP (II) (400 mil)	<u>CAS</u> before <u>RAS</u> self refresh <u>CAS</u> before <u>RAS</u> refresh <u>RAS</u> only refresh Hidden refresh
μPD42S4800LG5-A80	80 ns		
μPD42S4800LG5-A70-7KD	70 ns	28-pin Plastic TSOP (II) (400 mil) Reverse bent	
μPD42S4800LG5-A80-7KD	80 ns		
μPD42S4800LG5-A10-7KD	100 ns		
μPD42S4800LLE-A70	70 ns	28-pin Plastic SOJ (400 mil)	
μPD42S4800LLE-A80	80 ns		
μPD424800LG5-A70	70 ns	28-pin Plastic TSOP (II) (400 mil)	<u>CAS</u> before <u>RAS</u> refresh <u>RAS</u> only refresh Hidden refresh
μPD424800LG5-A80	80 ns		
μPD424800LG5-A70-7KD	70 ns	28-pin Plastic TSOP (II) (400 mil) Reverse bent	
μPD424800LG5-A80-7KD	80 ns		
μPD424800LG5-A10-7KD	100 ns		
μPD424800LLE-A70	70 ns	28-pin Plastic SOJ (400 mil)	
μPD424800LLE-A80	80 ns		


Quality Grade

Standard

Please refer to "Quality grade on NEC Semiconductor Devices" (Document number I EI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.


Pin Configurations (Marking side)

28-pin Plastic TSOP(II)
(400 mil)




- A0 to A9 : Address Inputs
- I/O1 to I/O8 : Data Inputs/Outputs
- $\overline{\text{RAS}}$: Row Address Strobe
- $\overline{\text{CAS}}$: Column Address Strobe
- $\overline{\text{WE}}$: Write Enable
- $\overline{\text{OE}}$: Output Enable
- Vcc : Power Supply
- GND : Ground
- NC : No Connection

28-pin Plastic SOJ
(400 mil)



A0 to A9 : Address Inputs
 I/O1 to I/O8 : Data Inputs/Outputs
 $\overline{\text{RAS}}$: Row Address Strobe
 $\overline{\text{CAS}}$: Column Address Strobe
 $\overline{\text{WE}}$: Write Enable
 $\overline{\text{OE}}$: Output Enable
 Vcc : Power Supply
 GND : Ground
 NC : No Connection

Block Diagram



Input/Output Pin Functions

The μPD42S4800L, 424800L have input pins $\overline{RAS}$, $\overline{CAS}$, $\overline{WE}$, $\overline{OE}$, A0 to A9 and input/output pins I/O1 to I/O8.

Pin name	Input/ Output	Function
$\overline{RAS}$ (Row address strobe)	Input	$\overline{RAS}$ activates the sense amplifier by latching a row address (A0 to A9) and selecting a corresponding word line. It refreshes memory cell array of one line (4 096-bit) selected by the row address (A0 to A9). It also selects the following function. • $\overline{CAS}$ before $\overline{RAS}$ refresh
$\overline{CAS}$ (Column address strobe)	Input	$\overline{CAS}$ activates data input/output circuit by latching column address (A0 to A8) and selecting a digit line connected with the sense amplifier.
A0 to A9 (Address inputs)	Input	10-bit address bus. Input total 19-bit of address signal, upper 10-bit and lower 9-bit in sequence (address multiplex method). Therefore, one word (8-bit) is selected from 524 288-word by 8-bit memory cell array. In actual operation, latch row address by specifying row address and activating $\overline{RAS}$. Then, switch the address bus to column address and activate $\overline{CAS}$. Each address is taken into the device when $\overline{RAS}$ and $\overline{CAS}$ are activated. Therefore, the address input setup time (t_{ASR}, t_{ASC}) and hold time (t_{RAH}, t_{CAH}) are specified for the activation of $\overline{RAS}$ and $\overline{CAS}$.
$\overline{WE}$ (Write enable)	Input	Write control signal. Write operation is executed by activating $\overline{RAS}$, $\overline{CAS}$ and $\overline{WE}$.
$\overline{OE}$ (Output enable)	Input	Read control signal. Read operation can be executed by activating $\overline{RAS}$, $\overline{CAS}$ and $\overline{OE}$. If $\overline{WE}$ is activated during read operation, $\overline{OE}$ is to be ineffective in the device. Therefore, read operation cannot be executed.
I/O1 to I/O8 (Data inputs / outputs)	Input/ Output	8-bit data bus. I/O1 to I/O8 are used to input/output data.

Electrical Specifications

- All voltages are referenced to GND.
- After power up, wait more than 100 μs and then, execute eight $\overline{\text{CAS}}$ before RAS or $\overline{\text{RAS}}$ only refresh cycles as dummy cycles to initialize internal circuit.

Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on Any Pin Relative to GND	V_T		-0.5 to +4.6	V
Supply Voltage	V_{CC}		-0.5 to +4.6	V
Output Current	I_O		20	mA
Power Dissipation	P_D		1	W
Operating Temperature	T_{opt}		0 to +70	°C
Storage Temperature	T_{stg}		-55 to +125	°C

Caution Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply Voltage	V_{CC}		3.0	3.3	3.6	V
High Level Input Voltage	V_{IH}		2.0		$V_{CC} + 0.3$	V
Low Level Input Voltage	V_{IL}		-0.3		+0.8	V
Ambient Temperature	T_a		0		70	°C

Capacitance ($T_a = 25^\circ\text{C}$, $f = 1\text{ MHz}$)

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Input Capacitance	C_{I1}	Address			5	pF
	C_{I2}	RAS, CAS, $\overline{\text{WE}}$, $\overline{\text{OE}}$			7	pF
Data Input/Output Capacitance	$C_{I/O}$	I/O			7	pF

DC Characteristics (Recommended operating conditions unless otherwise noted)


Parameter		Symbol	Test Condition		MIN.	TYP.	MAX.	Unit	Notes
Operating current		I _{CC1}	RAS, CAS Cycling trc = trc (MIN) I _O = 0 mA	trac = 70 ns			80	mA	1, 2, 3
				trac = 80 ns			70		
Standby current	μ PD42S4800L	I _{CC2}	RAS, CAS $\geq V_{IH(MIN)}$, I _O = 0 mA				0.5	mA	
			RAS, CAS $\geq V_{CC} - 0.2$ V, I _O = 0 mA				0.1		
	μ PD424800L		RAS, CAS $\geq V_{IH(MIN)}$, I _O = 0 mA				2		
			RAS, CAS $\geq V_{CC} - 0.2$ V, I _O = 0 mA				0.5		
RAS only refresh current		I _{CC3}	RAS Cycling, CAS $\geq V_{IH(MIN)}$ trc = trc (MIN), I _O = 0 mA	trac = 70 ns			80	mA	1, 2, 3, 4
				trac = 80 ns			70		
Operating current (Fast page mode)		I _{CC4}	RAS $\leq V_{IL(MAX)}$, CAS Cycling trc = trc (MIN), I _O = 0 mA	trac = 70 ns			70	mA	1, 2, 5
				trac = 80 ns			60		
CAS before RAS refresh current		I _{CC5}	RAS Cycling trc = trc (MIN) I _O = 0 mA	trac = 70 ns			80	mA	1, 2
				trac = 80 ns			70		
CAS before RAS long refresh current (1 024 Cycles / 128 ms, only for the μ PD42S4800L)		I _{CC6}	CAS before RAS refresh : 1 024 Cycles / 128 ms RAS, CAS : V _{CC} -0.2 V $\leq V_{IH} \leq V_{IH(MAX)}$ 0 V $\leq V_{IL} \leq 0.2$ V Standby : RAS, CAS $\geq V_{CC}-0.2$ V Address : V _{IH} or V _{IL} WE, OE : V _{IH} I _O = 0 mA	trac $\leq$ 200 ns			100	μ A	1, 2
				trac $\leq$ 1 μ s			150		
Self refresh current (CAS before RAS self refresh, only for the μ PD42S4800L)		I _{CC7}	RAS, CAS : V _{CC} -0.2 V $\leq V_{IH} \leq V_{IH(MAX)}$ 0 V $\leq V_{IL} \leq 0.2$ V I _O = 0 mA				100	μ A	2
Input leakage current		I _{I(L)}	V _I = 0 to 3.6 V All other pins not under test = 0 V		-5		+5	μ A	
Output leakage current		I _{O(L)}	V _O = 0 to 3.6 V Output is disabled (Hi-Z)		-5		+5	μ A	
High level output voltage		V _{OH}	I _O = -2.0 mA		2.4			V	
Low level output voltage		V _{OL}	I _O = +2.0 mA				0.4	V	

- Notes**
1. I_{CC1}, I_{CC3}, I_{CC4}, I_{CC5} and I_{CC6} depend on cycle rates (trc and trc).
 2. Specified values are obtained with outputs unloaded.
 3. I_{CC1} and I_{CC3} are measured assuming that address can be changed once or less during RAS $\leq V_{IL(MAX)}$ and CAS $\geq V_{IH(MIN)}$.
 4. I_{CC3} is measured assuming that all column address inputs are held at either high or low.
 5. I_{CC4} is measured assuming that all column address inputs are switched only once during each fast page cycle.


AC Characteristics (Recommended Operating Conditions unless otherwise noted)

AC Characteristics Test Conditions

(1) Input timing specification



(2) Output timing specification



(3) Loading conditions are 100 pF + 1 TTL.

Common to Read, Write, Read Modify Write Cycle

Parameter		Symbol	t _{RAC} = 70 ns		t _{RAC} = 80 ns		Unit	Notes
			MIN.	MAX.	MIN.	MAX.		
Read / Write Cycle Time		t _{RC}	130	–	150	–	ns	
RAS Precharge Time		t _{RP}	50	–	60	–	ns	
CAS Precharge Time		t _{CPN}	10	–	10	–	ns	
RAS Pulse Width		t _{RAS}	70	10 000	80	10 000	ns	
CAS Pulse Width		t _{CAS}	20	10 000	20	10 000	ns	
RAS Hold Time		t _{RSH}	20	–	20	–	ns	
CAS Hold Time		t _{CSH}	70	–	80	–	ns	
RAS to CAS Delay Time		t _{RCD}	20	50	20	60	ns	1
RAS to Column Address Delay Time		t _{RAO}	15	35	15	40	ns	1
CAS to RAS Precharge Time		t _{CRP}	10	–	10	–	ns	2
Row Address Setup Time		t _{ASR}	0	–	0	–	ns	
Row Address Hold Time		t _{RAH}	10	–	10	–	ns	
Column Address Setup Time		t _{ASC}	0	–	0	–	ns	
Column Address Hold Time		t _{CAH}	15	–	15	–	ns	
OE Lead Time Referenced to RAS		t _{OES}	0	–	0	–	ns	
CAS to Data Setup Time		t _{CLZ}	0	–	0	–	ns	
OE to Data Setup Time		t _{OLZ}	0	–	0	–	ns	
OE to Data Delay Time		t _{OED}	15	–	15	–	ns	
Transition Time (Rise and Fall)		t _T	3	50	3	50	ns	
Refresh Time	μPD42S4800L	t _{REF}	–	128	–	128	ms	3
	μPD424800L		–	16	–	16	ms	

Notes 1. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from RAS
t _{RAO} ≤ t _{RAO} (MAX.) and t _{RCD} ≤ t _{RCD} (MAX.)	t _{RAC} (MAX.)	t _{RAC} (MAX.)
t _{RAO} > t _{RAO} (MAX.) and t _{RCD} ≤ t _{RCD} (MAX.)	t _{AA} (MAX.)	t _{RAO} + t _{AA} (MAX.)
t _{RCD} > t _{RCD} (MAX.)	t _{CAC} (MAX.)	t _{RCD} + t _{CAC} (MAX.)

t_{RAO}(MAX.) and t_{RCD}(MAX.) are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time(t_{RAC}, t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions t_{RAO} ≥ t_{RAO}(MAX.) and t_{RCD} ≥ t_{RCD}(MAX.) will not cause any operation problems.

2. $t_{CRP(MIN.)}$ requirement is applied for $\overline{RAS}$, $\overline{CAS}$ cycles preceded by any cycle.
3. This specification is applied only for the μPD42S4800L.

Read Cycle

Parameter	Symbol	$t_{RAC} = 70 \text{ ns}$		$t_{RAC} = 80 \text{ ns}$		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Access Time from $\overline{RAS}$	t_{RAC}	–	70	–	80	ns	1
Access Time from $\overline{CAS}$	t_{CAC}	–	20	–	20	ns	1
Access Time from Column Address	t_{AA}	–	35	–	40	ns	1
Access Time from $\overline{OE}$	t_{OEA}	–	20	–	20	ns	
Column Address Lead Time Referenced to $\overline{RAS}$	t_{RAL}	35	–	40	–	ns	
Read Command Setup Time	t_{RCS}	0	–	0	–	ns	
Read Command Hold Time Referenced to $\overline{RAS}$	t_{RRH}	0	–	0	–	ns	2
Read Command Hold Time Referenced to $\overline{CAS}$	t_{RCH}	0	–	0	–	ns	2
Output Buffer Turn-off Delay Time from $\overline{OE}$	t_{OEZ}	0	15	0	15	ns	3
Output Buffer Turn-off Delay Time from $\overline{CAS}$	t_{OFF}	0	15	0	15	ns	3

Notes 1. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{RAS}$
$t_{RAD} \leq t_{RAD(MAX.)}$ and $t_{RCD} \leq t_{RCD(MAX.)}$	$t_{RAC(MAX.)}$	$t_{RAC(MAX.)}$
$t_{RAD} > t_{RAD(MAX.)}$ and $t_{RCD} \leq t_{RCD(MAX.)}$	$t_{AA(MAX.)}$	$t_{RAD} + t_{AA(MAX.)}$
$t_{RCD} > t_{RCD(MAX.)}$	$t_{CAC(MAX.)}$	$t_{RCD} + t_{CAC(MAX.)}$

$t_{RAD(MAX.)}$ and $t_{RCD(MAX.)}$ are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time(t_{RAC} , t_{AA} or t_{CAC}) is to be used for finding out when output data will be available. Therefore, the input conditions $t_{RAD} \geq t_{RAD(MAX.)}$ and $t_{RCD} \geq t_{RCD(MAX.)}$ will not cause any operation problems.

2. Either $t_{RCH(MIN.)}$ or $t_{RRH(MIN.)}$ should be met in read cycles.
3. $t_{OFF(MAX.)}$ and $t_{OEZ(MAX.)}$ define the time when the output achieves the condition of Hi - Z and is not referenced to V_{OH} or V_{OL} .

Write Cycle

Parameter	Symbol	t _{RAC} = 70 ns		t _{RAC} = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
WE Hold Time Referenced to $\overline{\text{CAS}}$	t _{WCH}	10	–	15	–	ns	1
WE Pulse Width	t _{WP}	10	–	15	–	ns	1
WE Lead Time Referenced to $\overline{\text{RAS}}$	t _{RWL}	20	–	20	–	ns	
WE Lead Time Referenced to $\overline{\text{CAS}}$	t _{CWL}	15	–	15	–	ns	
WE Setup Time	t _{WCS}	0	–	0	–	ns	2
$\overline{\text{OE}}$ Hold Time	t _{OEH}	0	–	0	–	ns	
Data-in Setup Time	t _{DS}	0	–	0	–	ns	3
Data-in Hold Time	t _{DH}	15	–	15	–	ns	3

- Notes**
1. t_{WP(MIN)} is applied for late write cycles or read modify write cycles. In early write cycles, t_{WCH(MIN)} should be met.
 2. If t_{WCS} ≥ t_{WCS(MIN)}, the cycle is an early write cycle and the data out will remain Hi - Z through the entire cycle.
 3. t_{DS(MIN)} and t_{DH(MIN)} are referenced to the $\overline{\text{CAS}}$ falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the $\overline{\text{WE}}$ falling edge.

Read Modify Write Cycle

Parameter	Symbol	t _{RAC} = 70 ns		t _{RAC} = 80 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
Read Modify Write Cycle Time	t _{RWC}	175	–	200	–	ns	
$\overline{\text{RAS}}$ to $\overline{\text{WE}}$ Delay Time	t _{RWD}	90	–	105	–	ns	1
$\overline{\text{CAS}}$ to $\overline{\text{WE}}$ Delay Time	t _{CWD}	40	–	45	–	ns	1
Column Address to $\overline{\text{WE}}$ Delay Time	t _{AWD}	55	–	65	–	ns	1

- Note**
1. If t_{WCS} ≥ t_{WCS(MIN)}, the cycle is an early write cycle and the data out will remain Hi - Z through the entire cycle. If t_{RWD} ≥ t_{RWD(MIN)}, t_{CWD} ≥ t_{CWD(MIN)}, t_{AWD} ≥ t_{AWD(MIN)}, and t_{CPWD} ≥ t_{CPWD(MIN)}, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Fast Page Mode

Parameter	Symbol	tRAC = 70 ns		tRAC = 80 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
Fast Page Mode Cycle Time	tPC	45	–	50	–	ns	
Access Time from $\overline{\text{CAS}}$ Precharge	tACP	–	40	–	45	ns	
RAS Pulse Width	tRASP	70	125 000	80	125 000	ns	
CAS Precharge Time	tCP	10	–	10	–	ns	
RAS Hold Time from CAS Precharge	tRHCP	40	–	45	–	ns	
Read Modify Write Cycle Time	tPRWC	90	–	100	–	ns	
$\overline{\text{CAS}}$ Precharge to $\overline{\text{WE}}$ Delay Time	tCPWD	60	–	70	–	ns	1


Note 1. If $\text{twcs} \geq \text{twcs}(\text{MIN.})$, the cycle is an early write cycle and the data out will remain Hi - Z through the entire cycle. If $\text{trwd} \geq \text{trwd}(\text{MIN.})$, $\text{tcwd} \geq \text{tcwd}(\text{MIN.})$, $\text{tawd} \geq \text{tawd}(\text{MIN.})$, and $\text{tcpwd} \geq \text{tcpwd}(\text{MIN.})$, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Refresh Cycle


Parameter	Symbol	tRAC = 70 ns		tRAC = 80 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
CAS Setup Time	tCSR	5	–	5	–	ns	
CAS Hold Time (CAS before RAS Refresh)	tCHR	10	–	10	–	ns	
RAS Precharge $\overline{\text{CAS}}$ Hold Time	tRPC	10	–	10	–	ns	
RAS Pulse Width (CAS before RAS Self Refresh Cycle)	tRASS	100	–	100	–	μs	1
RAS Precharge Time (CAS before RAS Self Refresh Cycle)	trPS	130	–	150	–	ns	1
CAS Hold Time (CAS before RAS Self Refresh Cycle)	tCHS	–50	–	–50	–	ns	1
$\overline{\text{WE}}$ Hold Time	tWHR	15	–	15	–	ns	

Note 1. This specification is applied only for the μPD42S4800L.

Read Cycle




Early Write Cycle




Remark $\overline{\text{OE}}$: Don't care

Late Write Cycle




Read Modify Write Cycle



[illegible]

745

Fast Page Mode Early Write Cycle




Remark $\overline{\text{OE}}$: Don't care

In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{\text{CAS}}$ cycles within the same $\overline{\text{RAS}}$ cycle.

The timing diagram illustrates the sequence of signals for the 64K1602 LCD module. The signals shown are RAS, CAS, Address, WE, OE, and I/O. The diagram includes various timing parameters such as t_{RASP} , t_{RHP} , t_{RP} , t_{CRP} , t_{CRD} , t_{CSH} , t_{CAS} , t_{CP} , t_{RSH} , t_{CPN} , t_{ASR} , t_{RAH} , t_{ASC} , t_{CAH} , t_{CWL} , t_{BWP} , t_{BWL} , t_{BWP} , t_{OE} , t_{DS} , t_{DH} , t_{OE} , t_{DS} , t_{DH} , t_{OE} , t_{DS} , t_{DH} . The I/O signal is shown in a Hi-Z state during certain periods.


6427525 0057747 587

Fast Page Mode Read Modify Write Cycle



Remark In the fast page mode, read, write and read modify write cycles are available for each of the consecutive $\overline{CAS}$ cycles within the same $\overline{RAS}$ cycle.

CAS Before RAS Self Refresh Cycle (Only for the μPD42S4800L)



Remark Address, $\overline{WE}$, $\overline{OE}$: Don't care I/O : Hi - Z

Cautions on Use of CAS Before RAS Self Refresh

CAS before RAS self refresh can be used independently when used in combination with distributed CAS before RAS long refresh; However, when used in combination with burst CAS before RAS long refresh or with burst long RAS only refresh, the following cautions must be observed.

(1) Normal Combined Use of CAS Before RAS Self Refresh and Burst CAS Before RAS Long Refresh


When CAS before RAS self refresh and burst CAS before RAS long refresh are used in combination, please perform CAS before RAS refresh 1 024 times within a 16 ms interval just before and after setting CAS before RAS self refresh.

(2) Normal Combined Use of CAS Before RAS Self Refresh and Burst Long RAS Only Refresh

When CAS before RAS self refresh and burst RAS only refresh are used in combination, please perform RAS only refresh 1 024 times within an interval of 16 ms or less just before and after setting CAS before RAS self refresh.


For details, please refer to **How to use DRAM User's Manual**.

CAS Before RAS Refresh Cycle



Remark Address, $\overline{WE}$, $\overline{OE}$: Don't care I/O: Hi-Z

RAS Only Refresh Cycle




Remark $\overline{WE}$, $\overline{OE}$: Don't care I/O: Hi-Z

The diagram illustrates the timing relationships for the 64K1602 LCD controller. It shows the following signals and their timing parameters:

- RAS**: Row Address Strobe. Timing parameters include t_{RAC} (RAS access time), t_{RAS} (RAS pulse width), and t_{RP} (RAS period).
- CAS**: Column Address Strobe. Timing parameters include t_{CRP} (CAS pulse width), t_{RCD} (RAS to CAS delay), t_{RSH} (RAS to CAS setup time), t_{CHR} (CAS to RAS delay), and t_{CPH} (CAS period).
- Address**: The address bus signal, showing Row and Column address periods. Timing parameters include t_{ASR} (Address setup time), t_{RAH} (Row Address hold time), t_{ASC} (Address setup time), t_{RAL} (Row Address hold time), and t_{CAH} (Column Address hold time).
- WE**: Write Enable. Timing parameters include t_{ACS} (Address to WE delay) and t_{WHR} (WE hold time).
- OE**: Output Enable. Timing parameters include t_{OES} (OE setup time) and t_{OEA} (OE access time).
- I/O**: Data bus signal, showing Hi-Z (High Impedance) states. Timing parameters include t_{RAC} (RAS access time), t_{AA} (Address to data delay), t_{CAC} (CAS to data delay), t_{OLZ} (Output low to Hi-Z delay), t_{OLZ} (Output low to Hi-Z delay), t_{OFF} (Output off delay), and t_{OEZ} (Output enable to Hi-Z delay).


Hidden Refresh Cycle (Write)



Remark OE : Don't care

Package Drawings

28 PIN PLASTIC TSOP(II) (400 mil)




NOTE

Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition

S28G5-50-7JD-2

ITEM	MILLIMETERS	INCHES
A	18.81 MAX.	0.741 MAX.
B	1.15 MAX.	0.046 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.40±0.10	0.016 ^{+0.004} _{-0.005}
E	0.05±0.05	0.002±0.002
F	1.1 MAX.	0.044 MAX.
G	0.97	0.038
H	11.76±0.2	0.463±0.008
I	10.16±0.1	0.400±0.004
J	0.8±0.2	0.031 ^{+0.009} _{-0.008}
K	0.125 ^{+0.10} _{-0.05}	0.005 ^{+0.004} _{-0.002}
L	0.5±0.1	0.020 ^{+0.004} _{-0.005}
M	0.21	0.009
N	0.10	0.004

28PIN PLASTIC SOJ (400 mil)



NOTE

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P28LA-400A-1

ITEM	MILLIMETERS	INCHES
B	18.67 ^{+0.25} _{-0.25}	0.735 ^{+0.009} _{-0.009}
C	10.16	0.400
D	11.18 ^{+0.2} _{-0.2}	0.440 ^{+0.008} _{-0.008}
E	1.08 ^{+0.16} _{-0.16}	0.043 ^{+0.006} _{-0.006}
F	0.6	0.024
G	3.5 ^{+0.2} _{-0.2}	0.138 ^{+0.008} _{-0.008}
H	2.4 ^{+0.2} _{-0.2}	0.094 ^{+0.008} _{-0.008}
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40 ^{+0.10} _{-0.10}	0.016 ^{+0.004} _{-0.004}
N	0.12	0.005
P	9.40 ^{+0.20} _{-0.20}	0.370 ^{+0.008} _{-0.008}
Q	0.15	0.006
T	RO.85	RO.033
U	0.20 ^{+0.08} _{-0.08}	0.008 ^{+0.003} _{-0.003}

Recommended Soldering Conditions

The following conditions (see tables below and next page) must be met for soldering conditions of the μPD42S4800L, 424800L.

For more details, refer to our document "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (IEI-1207).

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

Types of Surface Mount Device

μPD42S4800LG5, 424800LG5 : 28-pin plastic TSOP(II) (400 mil)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak temperature of package surface : 235 °C or below, Reflow time : 30 seconds or below (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit ^{Note} : 7 days (10 hours pre-baking is required at 125 °C afterwards) [Remark] (1) Please start the second reflow process after the temperature, raised by the first reflow process, returns to normal. (2) Please avoid removing the residual flux with water after the first reflow process .	IR35-107-2
VPS	Peak temperature of package : 215 °C or below, Reflow time : 40 seconds or below (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit ^{Note} : 7 days (10 hours pre-baking is required at 125 °C afterwards) [Remark] (1) Please start the second reflow process after the temperature, raised by the first reflow process, returns to normal. (2) Please avoid removing the residual flux with water after the first reflow process .	VP15-107-2
Partial heating method	Terminal temperature: 300 °C or below, Time : 3 seconds or below (Per one side of the device).	_____

Note Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method".

μPD42S4800LLE, 424800LLE : 28-pin plastic SOJ (400 mil)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak temperature of package surface : 235 °C or below, Reflow time: 30 seconds or below (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit^{Note}: 7 days (20 hours pre-baking is required at 125 °C afterwards) [Remark] (1) Please start the second reflow process after the temperature, raised by the first reflow process, returns to normal. (2) Please avoid removing the residual flux with water after the first reflow process.	IR35-207-2
VPS	Peak temperature of package : 215 °C or below, Reflow time : 40 seconds or below (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit^{Note}: 7 days (20 hours pre-baking is required at 125 °C afterwards) [Remark] (1) Please start the second reflow process after the temperature, raised by the first reflow process, returns to normal. (2) Please avoid removing the residual flux with water after the first reflow process.	VP15-207-2
Partial heating method	Terminal temperature: 300 °C or below, Time : 3 seconds or below (Per one side of the device).	_____

Note Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

Caution Do not apply more than one soldering method at any one time, except for "Partial heating method".