16Mx16
Mobile DRAM

(TCSR & PASR option support)

Revision 0.4

December 2001

Revision History

Revision 0.0 (April. 2001, Target)
- First generation of 256Mb Low Power SDRAM having TCSR option. (VDD 2.5V, VDDQ 1.8V).

Revision 0.1 (June 20. 2001, Target)
- Changed device name from low power sdram to mobile dram.

Revision 0.2 (August 10. 2001, Preliminary)
- Change of tSAC from 6ns to 6.5ns in case of -1L part, from 7ns to 7.5ns in case of -15 part.
- Change of tOH from 3ns to 3.5ns.
- Change VIH min. from 1.44V to 0.8xVDDQ and VOH min. from 1.6V to 0.9xVDDQ

Revision 0.3 (October 6. 2001, Preliminary)
- Changed DC current.
- Changed of CL2 tSAC from 6ns to 7ns for -75 part.
- Changed of CL3 tSAC from 6ns to 7ns and CL2 tSAC from 6ns to 8ns, CL1 tSAC from 18ns to 20ns for -1L part.
- Changed of CL2 tSAC from 7ns to 9ns and CL2 tSAC from 7ns to 9ns, CL1 tSAC from 22ns to 24ns for -15 part.
- Changed of tOH from 3ns to 2.5ns.
- Changed of tSS from 2.5ns to 2.0ns for -75 part and from 3.0ns to 2.5ns for -1L part, from 4.0ns to 3.5ns for -15 part
- Integration of VDDQ 1.8V device and 2.5V device.
- Change VIH from 0.8xVDDQ to 0.9xVDDQ and VOH from 0.9xVDDQ to 0.95xVDDQ.
- Integration of PASR part anf TCSR part.

Revision 0.4 (December 3. 2001, Final)
- Final specification.

4M x 16Bit x 4 Banks Mobile SDRAM in 54CSP

FEATURES

- JEDEC standard 2.5V power supply.
- LVCMOS compatible with multiplexed address.
- Four banks operation.
- MRS cycle with address key programs.
  - -. CAS latency (1 & 2 & 3).
  - -. Burst length (1, 2, 4, 8 & Full page).
  - -. Burst type (Sequential & Interleave).
- EMRS cycle with address key programs.
- All inputs are sampled at the positive going edge of the system clock.
- Special Function Support.
  - -. PASR (Partial Array Self Refresh).
  - -. TCSR (Temperature Compensated Self Refresh).
- DQM for masking.
- Auto refresh.
- 64ms refresh period (8K cycle).
- Commercial Temperature Operation (-25°C ~ 70°C).

GENERAL DESCRIPTION

The K4S56163LC is 268,435,456 bits synchronous high data rate Dynamic RAM organized as 4 x 4,196,304 words by 16 bits, fabricated with SAMSUNG's high performance CMOS technology. Synchronous design allows precise cycle control with the use of system clock and I/O transactions are possible on every clock cycle. Range of operating frequencies, programmable burst length and programmable latencies allow the same device to be useful for a variety of high bandwidth, high performance memory system applications.

ORDERING INFORMATION

Part No.	Max Freq.	Interface	Package
K4S56163LC-RF/R75	133MHz(CL=3) 100MHz(CL=2)	LVCMOS	54 CSP
K4S56163LC-RF/R1L	100MHz(CL=3)*1		
K4S56163LC-RF/R15	66MHz(CL=2/3)*2		

-RR ; Super Low Power, Commercial Temperature.
-RF ; Low Power, Commercial Temperature.

Note : 1. In case of 40MHz Frequency, CL1 can be supported.
2. In case of 33MHz Frequency, CL1 can be supported.

FUNCTIONAL BLOCK DIAGRAM



* Samsung Electronics reserves the right to change products or specification without notice.

Package Dimension and Pin Configuration

< Bottom View [*1] >



*2: Top View



*1: Bottom View

< Top View [*2] >

54Ball(6x9) CSP						
	1	2	3	7	8	9
A	Vss	DQ15	VssQ	VDDQ	DQ0	VDD
B	DQ14	DQ13	VDDQ	VssQ	DQ2	DQ1
C	DQ12	DQ11	VssQ	VDDQ	DQ4	DQ3
D	DQ10	DQ9	VDDQ	VssQ	DQ6	DQ5
E	DQ8	NC	Vss	VDD	LDQM	DQ7
F	UDQM	CLK	CKE	CAS	RAS	WE
G	A12	A11	A9	BA0	BA1	CS
H	A8	A7	A6	A0	A1	A10
J	Vss	A5	A4	A3	A2	VDD

< Top View [*2] >



Pin Name	Pin Function
CLK	*System Clock*
CS	*Chip Select*
CKE	*Clock Enable*
A0 ~ A12	*Address*
BA0 ~ BA1	*Bank Select Address*
RAS	*Row Address Strobe*
CAS	*Column Address Strobe*
WE	*Write Enable*
L(U)DQM	*Data Input/Output Mask*
DQ0 ~ 15	*Data Input/Output*
VDD/VSS	*Power Supply/Ground*
VDDQ/VSSQ	*Data Output Power/Ground*

[Unit:mm]

Symbol	Min	Typ	Max
A	0.90	0.95	1.00
A_1	0.30	0.35	0.40
E	-	8.10	-
E_1	-	6.40	-
D	-	15.10	-
D_1	-	6.40	-
e	-	0.80	-
φb	0.40	0.45	0.50
ζ	-	-	0.08

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Voltage on any pin relative to Vss	V_{IN}, V_{OUT}	-1.0 ~ 3.6	V
Voltage on V_{DD} supply relative to Vss	V_{DD}, V_{DDQ}	-1.0 ~ 3.6	V
Storage temperature	T_{STG}	-55 ~ +150	°C
Power dissipation	P_D	1	W
Short circuit current	I_{OS}	50	mA

Note : Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.
Functional operation should be restricted to recommended operating condition.
Exposure to higher than recommended voltage for extended periods of time could affect device reliability.

DC OPERATING CONDITIONS

Recommended operating conditions (Voltage referenced to V_{SS} = 0V, T_A = -25 to 70°C)

Parameter	Symbol	Min	Typ	Max	Unit	Note
Supply voltage	V_{DD}	2.3	2.5	2.7	V	
	V_{DDQ}	1.65	-	2.7	V	
Input logic high voltage	V_{IH}	0.9 x VDDQ	-	V_{DDQ} + 0.3	V	1
Input logic low voltage	V_{IL}	-0.3	0	0.3	V	2
Output logic high voltage	V_{OH}	0.95 x VDDQ	-	-	V	I_{OH} = -0.1mA
Output logic low voltage	V_{OL}	-	-	0.2	V	I_{OL} = 0.1mA
Input leakage current	I_{LI}	-10	-	10	uA	3

Note : 1. V_{IH} (max) = 3.0V AC.The overshoot voltage duration is ≤ 3ns.
2. V_{IL} (min) = -1.0V AC. The undershoot voltage duration is ≤ 3ns.
3. Any input 0V ≤ V_{IN} ≤ V_{DDQ}.
Input leakage currents include Hi-Z output leakage for all bi-directional buffers with Tri-State outputs.
4. Dout is disabled, 0V ≤ V_{OUT} ≤ V_{DDQ}.

CAPACITANCE (VDD = 2.5V, TA = 23°C, f = 1MHz, VREF =0.9V ± 50 mV)

Pin	Symbol	Min	Max	Unit	Note
Clock	C_{CLK}	2.0	4.0	pF	
$\overline{RAS}$, $\overline{CAS}$, $\overline{WE}$, $\overline{CS}$, CKE, DQM	C_{IN}	2.0	4.0	pF	
Address	C_{ADD}	2.0	4.0	pF	
DQ_0 ~ DQ_{15}	C_{OUT}	3.5	6.0	pF	

DC CHARACTERISTICS

Recommended operating conditions (Voltage referenced to V_{SS} = 0V, T_A = -25 to 70°C)

Parameter	Symbol	Test Condition	Version -75	Version -1L	Version -15	Unit	Note
Operating Current (One Bank Active)	I_{CC1}	Burst length = 1 $t_{RC} \geq t_{RC}$(min) I_O = 0 mA	75	70	65	mA	1
Precharge Standby Current in power-down mode	$I_{CC2}P$	CKE $\leq V_{IL}$(max), t_{CC} = 10ns	0.5			mA	
	$I_{CC2}PS$	CKE & CLK $\leq V_{IL}$(max), $t_{CC} = \infty$	0.5				
Precharge Standby Current in non power-down mode	$I_{CC2}N$	CKE $\geq V_{IH}$(min), $\overline{CS} \geq V_{IH}$(min), t_{CC} = 10ns Input signals are changed one time during 20ns	15			mA	
	$I_{CC2}NS$	CKE $\geq V_{IH}$(min), CLK $\leq V_{IL}$(max), $t_{CC} = \infty$ Input signals are stable	10				
Active Standby Current in power-down mode	$I_{CC3}P$	CKE $\leq V_{IL}$(max), t_{CC} = 10ns	6			mA	
	$I_{CC3}PS$	CKE & CLK $\leq V_{IL}$(max), $t_{CC} = \infty$	6				
Active Standby Current in non power-down mode (One Bank Active)	$I_{CC3}N$	CKE $\geq V_{IH}$(min), $\overline{CS} \geq V_{IH}$(min), t_{CC} = 10ns Input signals are changed one time during 20ns	25			mA	
	$I_{CC3}NS$	CKE $\geq V_{IH}$(min), CLK $\leq V_{IL}$(max), $t_{CC} = \infty$ Input signals are stable	25			mA	
Operating Current (Burst Mode)	I_{CC4}	I_O = 0 mA Page burst 4Banks Activated t_{CCD} = 2CLKs	115	95	85	mA	1
Refresh Current	I_{CC5}	$t_{RC} \geq t_{RC}$(min)	165	150	125	mA	2

Parameter	Symbol	Test Condition	TCSR Range		-25~45°C	45~70°C	°C	Note
Self Refresh Current	I_{CC6}	CKE $\leq$ 0.2V	-RF	4 Banks	500	750	uA	3
				2 Banks	400	550		
				1 Bank	350	420		
			-RR	4 Banks	360	630		4
				2 Banks	260	430		
				1 Bank	200	300		

Notes : 1. Measured with outputs open.
2. Refresh period is 64ms.
3. K4S56163LC-RF**
4. K4S56163LC-RR**
5. Unless otherwise noted, input swing level is CMOS(V_{IH} /V_{IL}=V_{DDQ}/V_{SSQ})

AC OPERATING TEST CONDITIONS (VDD = 2.5V ± 0.2V, TA = -25 to 70°C)

Parameter	Value	Unit
AC input levels (Vih/Vil)	0.95 x VDDQ / 0.2	V
Input timing measurement reference level	0.5 x VDDQ	V
Input rise and fall time	tr/tf = 1/1	ns
Output timing measurement reference level	0.5 x VDDQ	V
Output load condition	See Fig. 2	



(Fig. 1) DC Output Load Circuit



(Fig. 2) AC Output Load Circuit

OPERATING AC PARAMETER

(AC operating conditions unless otherwise noted)

Parameter	Symbol	Version			Unit	Note
		- 75	-1L	-15		
Row active to row active delay	tRRD(min)	15	20	30	ns	1
$\overline{RAS}$ to $\overline{CAS}$ delay	tRCD(min)	20	24	30	ns	1
Row precharge time	tRP(min)	20	24	30	ns	1
Row active time	tRAS(min)	45	60	60	ns	1
	tRAS(max)	100			us	
Row cycle time	tRC(min)	65	84	90	ns	1
Last data in to row precharge	tRDL(min)	2			CLK	2
Last data in to Active delay	tDAL (min)	2 CLK + tRP			-	
Last data in to new col. address delay	tCDL(min)	1			CLK	2
Last data in to burst stop	tBDL(min)	1			CLK	2
Col. address to col. address delay	tCCD(min)	1			CLK	3
Number of valid output data	CAS latency=3	2			ea	4
	CAS latency=2	1				
	CAS latency=1	-	0			

Notes : 1. The minimum number of clock cycles is determined by dividing the minimum time required with clock cycle time and then rounding off to the next higher integer.
2. Minimum delay is required to complete write.
3. All parts allow every cycle column address change.
4. In case of row precharge interrupt, auto precharge and read burst stop.

AC CHARACTERISTICS (AC operating conditions unless otherwise noted)

Parameter		Symbol	- 75		-1L		- 15		Unit	Note
			Min	Max	Min	Max	Min	Max		
CLK cycle time	CAS latency=3	tCC	7.5	1000	10	1000	15	1000	ns	1
	CAS latency=2		10		12		15			
	CAS latency=1		-		25		30			
CLK to valid output delay	CAS latency=3	tSAC		5.4		7		9	ns	1,2
	CAS latency=2			7		8		9		
	CAS latency=1			-		20		24		
Output data hold time	CAS latency=3	tOH	2.5		2.5		2.5		ns	2
	CAS latency=2		2.5		2.5		2.5			
	CAS latency=1		-		2.5		2.5			
CLK high pulse width		tCH	2.5		3		3.5		ns	3
CLK low pulse width		tCL	2.5		3		3.5		ns	3
Input setup time		tSS	2.0		2.5		3.5		ns	3
Input hold time		tSH	1.0		1.5		2.0		ns	3
CLK to output in Low-Z		tSLZ	1		1		1		ns	2
CLK to output in Hi-Z	CAS latency=3	tSHZ		5.4		7		9	ns	
	CAS latency=2			7		8		9		
	CAS latency=1			-		20		24		

Notes : 1. Parameters depend on programmed CAS latency.
2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
3. Assumed input rise and fall time (tr & tf) = 1ns.
If tr & tf is longer than 1ns, transient time compensation should be considered,
i.e., [(tr + tf)/2-1]ns should be added to the parameter.

SIMPLIFIED TRUTH TABLE

COMMAND			CKEn-1	CKEn	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	DQM	$BA_{0,1}$	A_{10}/AP	A_{11}, A_{12}, A_9 ~ A_0	Note
Register	Mode Register Set		H	X	L	L	L	L	X	OP CODE			1, 2
Refresh	Auto Refresh		H	H	L	L	L	H	X	X			3
	Self Refresh	Entry		L									3
		Exit	L	H	L	H	H	H	X	X			3
					H	X	X	X					3
Bank Active & Row Addr.			H	X	L	L	H	H	X	V	Row Address		
Read & Column Address	Auto Precharge Disable		H	X	L	H	L	H	X	V	L	Column Address (A_0~ A_8)	4
	Auto Precharge Enable										H		4, 5
Write & Column Address	Auto Precharge Disable		H	X	L	H	L	L	X	V	L	Column Address (A_0~ A_8)	4
	Auto Precharge Enable										H		4, 5
Burst Stop			H	X	L	H	H	L	X	X			6
Precharge	Bank Selection		H	X	L	L	H	L	X	V	L	X	
	All Banks									X	H		
Clock Suspend or Active Power Down		Entry	H	L	H	X	X	X	X	X			
					L	V	V	V					
		Exit	L	H	X	X	X	X	X				
Precharge Power Down Mode		Entry	H	L	H	X	X	X	X	X			
					L	H	H	H					
		Exit	L	H	H	X	X	X	X				
					L	V	V	V					
DQM			H	X					V	X			7
No Operation Command			H	X	H	X	X	X	X	X			
					L	H	H	H					

(V=Valid, X=Don't Care, H=Logic High, L=Logic Low)

Notes : 1. OP Code : Operand Code
A_0 ~ A_{12} & BA_0 ~ BA_1 : Program keys. (@MRS)
2. MRS can be issued only at all banks precharge state.
A new command can be issued after 2 CLK cycles of MRS.
3. Auto refresh functions are the same as CBR refresh of DRAM.
The automatical precharge without row precharge command is meant by "Auto".
Auto/self refresh can be issued only at all banks precharge state.
Partial self refresh can be issued only after setting partial self refresh mode.
4. BA_0 ~ BA_1 : Bank select addresses.
If both BA_0 and BA_1 are "Low" at read, write, row active and precharge, bank A is selected.
If BA_0 is "Low" and BA_1 is "High" at read, write, row active and precharge, bank B is selected.
If BA_0 is "High" and BA_1 is "Low" at read, write, row active and precharge, bank C is selected.
If both BA_0 and BA_1 are "High" at read, write, row active and precharge, bank D is selected.
If A_{10}/AP is "High" at row precharge, BA_0 and BA_1 is ignored and all banks are selected.
5. During burst read or write with auto precharge, new read/write command can not be issued.
Another bank read/write command can be issued after the end of burst.
New row active of the associated bank can be issued at t_{RP} after the end of burst.
6. Burst stop command is valid at every burst length.
7. DQM sampled at the positive going edge of CLK masks the data-in at that same CLK in write operation (Write DQM latency is 0), but in read operation makes the data-out Hi-Z state after 2 CLK cycles. (Read DQM latency is 2).

A. MODE REGISTER FIELD TABLE TO PROGRAM MODES

Register Programmed with Normal MRS

Address	BA0 ~ BA1 *1	A12 ~ A10/AP	A9 *2	A8	A7	A6	A5	A4	A3	A2	A1	A0
Function	"0" Setting for Normal MRS	RFU	W.B.L	Test Mode		CAS Latency			BT	Burst Length		

Normal MRS Mode

Test Mode

A8	A7	Type
0	0	Mode Register Set
0	1	Reserved
1	0	Reserved
1	1	Reserved

Write Burst Length

A9	Length
0	Burst
1	Single Bit

CAS Latency

A6	A5	A4	Latency
0	0	0	Reserved
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Reserved

Burst Type

A3	Type
0	Sequential
1	Interleave

Mode Select

BA1	BA0	Mode
0	0	Setting for Normal MRS

Burst Length

A2	A1	A0	BT=0	BT=1
0	0	0	1	1
0	0	1	2	2
0	1	0	4	4
0	1	1	8	8
1	0	0	Reserved	Reserved
1	0	1	Reserved	Reserved
1	1	0	Reserved	Reserved
1	1	1	Full Page	Reserved

Full Page Length : 256(x16)

Register Programmed with Extended MRS

Address	BA1	BA0	A12 ~ A10/AP	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
Function	Mode Select		RFU						TCSR		PASR		

Extended MRS for PASR & TCSR

Mode Select

BA1	BA0	Mode
0	0	Normal MRS
0	1	Reserved
1	0	Extended MRS for Mobile DRAM
1	1	Reserved

TCSR

A4	A3	Temperature
0	0	45 °C ~ 70 °C
0	1	15 °C ~ 45 °C
1	0	-25 °C ~ 15 °C
1	1	70 °C ~ 85 °C

PASR *3, 4

A2	A1	A0	# of Banks
0	0	0	4 Banks(All Banks)
0	0	1	2 Banks(1/2 of All Banks)
0	1	0	1 Bank(1/4 of All Banks)
0	1	1	Reserved
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Reserved

Reserved Address

A12 ~ A10/AP	A9	A8	A7	A6	A5
0	0	0	0	0	0

Notes : 1.RFU(Reserved for future use) should stay "0" during MRS cycle.
2.In case of 64M Partial Self Refresh, one bank(BA1=BA0=0) is selected.
In case of 128M Partial Self Refresh, two banks(BA1=0) are selected.
3.Mobile DRAM supports PASR of all banks(256Mb), 1/2 of all banks(128Mb) and 1/4 of all banks(64Mb).

Partial Array Self Refresh

1. In order to save power consumption, Mobile DRAM has PASR option.
2. Mobile DRAM supports 3 kinds of PASR in self refresh mode ; 4 Banks(256Mb), 2 Banks(128Mb) and 1 Bank(64Mb).



- 4 Banks



- 2 Banks



- 1 Bank



Partial Self Refresh Area

Temperature Compensated Self Refresh

1. In order to save power consumption, Mobile DRAM has TCSR option.
2. Mobile DRAM supports 2 kinds of TCSR range by EMRS setting.
   ; 45 °C ~ 70 °C, -25 °C ~ 45 °C.

MRS Address		Temperature Range	Self Refresh Current (Icc6)						Unit
			4 Banks		2 Banks		1 Bank		
A4	A3		-RF	-RR	-RF	-RR	-RF	-RR	
0	0	45 °C ~ 70 °C	750	630	550	430	420	300	uA
1	1	70 °C ~ 85 °C	N / A	N / A	N / A	N / A	N / A	N / A	
0	1	15 °C ~ 45 °C	500	360	400	260	350	200	
1	0	-25 °C ~ 15 °C							

C. BURST SEQUENCE

1. BURST LENGTH = 4

Initial Address		Sequential				Interleave			
A_1	A_0								
0	0	0	1	2	3	0	1	2	3
0	1	1	2	3	0	1	0	3	2
1	0	2	3	0	1	2	3	0	1
1	1	3	0	1	2	3	2	1	0

2. BURST LENGTH = 8

Initial Address			Sequential								Interleave							
A_2	A_1	A_0																
0	0	0	0	1	2	3	4	5	6	7	0	1	2	3	4	5	6	7
0	0	1	1	2	3	4	5	6	7	0	1	0	3	2	5	4	7	6
0	1	0	2	3	4	5	6	7	0	1	2	3	0	1	6	7	4	5
0	1	1	3	4	5	6	7	0	1	2	3	2	1	0	7	6	5	4
1	0	0	4	5	6	7	0	1	2	3	4	5	6	7	0	1	2	3
1	0	1	5	6	7	0	1	2	3	4	5	4	7	6	1	0	3	2
1	1	0	6	7	0	1	2	3	4	5	6	7	4	5	2	3	0	1
1	1	1	7	0	1	2	3	4	5	6	7	6	5	4	3	2	1	0

D. DEVICE OPERATIONS

ADDRESSES of 64Mb

BANK ADDRESSES (BA0 ~ BA1)

: In case x 4

This SDRAM is organized as four independent banks of 4,194,304 words x 4 bits memory arrays. The BA$_0$ ~ BA$_1$ inputs are latched at the time of assertion of $\overline{RAS}$ and $\overline{CAS}$ to select the bank to be used for the operation. The bank addresses BA$_0$ ~ BA$_1$ are latched at bank active, read, write, mode register set and pre-charge operations.

: In case x 8

This SDRAM is organized as four independent banks of 2,097,152 words x 8 bits memory arrays. The BA$_0$ ~ BA$_1$ inputs are latched at the time of assertion of $\overline{RAS}$ and $\overline{CAS}$ to select the bank to be used for the operation. The bank addresses BA$_0$ ~ BA$_1$ are latched at bank active, read, write, mode register set and pre-charge operations.

: In case x 16

This SDRAM is organized as four independent banks of 1,048,576 words x 16 bits memory arrays. The BA$_0$ ~ BA$_1$ inputs are latched at the time of assertion of $\overline{RAS}$ and $\overline{CAS}$ to select the bank to be used for the operation. The bank addresses BA$_0$ ~ BA$_1$ are latched at bank active, read, write, mode register set and pre-charge operations.

ADDRESS INPUTS (A0 ~ A11)

: In case x 4

The 22 address bits are required to decode the 4,194,304 word locations are multiplexed into 12 address input pins (A$_0$ ~ A$_{11}$). The 12 bit row addresses are latched along with $\overline{RAS}$ and BA$_0$ ~ BA$_1$ during bank activate command. The 10 bit column addresses are latched along with $\overline{CAS}$, $\overline{WE}$ and BA$_0$ ~ BA$_1$ during read or write command.

: In case x 8

The 21 address bits are required to decode the 2,097,152 word locations are multiplexed into 12 address input pins (A$_0$ ~ A$_{11}$). The 12 bit row addresses are latched along with $\overline{RAS}$ and BA$_0$ ~ BA$_1$ during bank activate command. The 9 bit column addresses are latched along with $\overline{CAS}$, $\overline{WE}$ and BA$_0$ ~ BA$_1$ during read or write command.

: In case x 16

The 20 address bits are required to decode the 1,048,576 word locations are multiplexed into 12 address input pins (A$_0$ ~ A$_{11}$). The 12 bit row addresses are latched along with $\overline{RAS}$ and BA$_0$ ~ BA$_1$ during bank activate command. The 8 bit column addresses are latched along with $\overline{CAS}$, $\overline{WE}$ and BA$_0$ ~ BA$_1$ during read or write command.

ADDRESSES of 128Mb

BANK ADDRESSES (BA0 ~ BA1)

: In case x 4

This SDRAM is organized as four independent banks of 8,388,608 words x 4 bits memory arrays. The BA$_0$ ~ BA$_1$ inputs are latched at the time of assertion of $\overline{RAS}$ and $\overline{CAS}$ to select the bank to be used for the operation. The bank addresses BA$_0$ ~ BA$_1$ are latched at bank active, read, write, mode register set and pre-charge operations.

: In case x 8

This SDRAM is organized as four independent banks of 4,194,304 words x 8 bits memory arrays. The BA$_0$ ~ BA$_1$ inputs are latched at the time of assertion of $\overline{RAS}$ and $\overline{CAS}$ to select the bank to be used for the operation. The bank addresses BA$_0$ ~ BA$_1$ are latched at bank active, read, write, mode register set and pre-charge operations.

: In case x 16

This SDRAM is organized as four independent banks of 2,097,152 words x 16 bits memory arrays. The BA$_0$ ~ BA$_1$ inputs are latched at the time of assertion of $\overline{RAS}$ and $\overline{CAS}$ to select the bank to be used for the operation. The bank addresses BA$_0$ ~ BA$_1$ are latched at bank active, read, write, mode register set and pre-charge operations.

ADDRESS INPUTS (A0 ~ A11)

: In case x 4

The 23 address bits are required to decode the 8,388,608 word locations are multiplexed into 12 address input pins (A$_0$ ~ A$_{11}$). The 12 bit row addresses are latched along with $\overline{RAS}$ and BA$_0$ ~ BA$_1$ during bank activate command. The 11 bit column addresses are latched along with $\overline{CAS}$, $\overline{WE}$ and BA$_0$ ~ BA$_1$ during read or write command.

: In case x 8

The 22 address bits are required to decode the 4,194,304 word locations are multiplexed into 12 address input pins (A$_0$ ~ A$_{11}$). The 12 bit row addresses are latched along with $\overline{RAS}$ and BA$_0$ ~ BA$_1$ during bank activate command. The 10 bit column addresses are latched along with $\overline{CAS}$, $\overline{WE}$ and BA$_0$ ~ BA$_1$ during read or write command.

: In case x 16

The 21 address bits are required to decode the 2,097,152 word locations are multiplexed into 12 address input pins (A$_0$ ~ A$_{11}$). The 12 bit row addresses are latched along with $\overline{RAS}$ and BA$_0$ ~ BA$_1$ during bank activate command. The 9 bit column addresses are latched along with $\overline{CAS}$, $\overline{WE}$ and BA$_0$ ~ BA$_1$ during read or write command.

D. DEVICE OPERATIONS (continued)

ADDRESSES of 256Mb

BANK ADDRESSES (BA0 ~ BA1)

: In case x 4

This SDRAM is organized as four independent banks of 16,777,216 words x 4 bits memory arrays. The BA_0 ~ BA_1 inputs are latched at the time of assertion of $\overline{RAS}$ and $\overline{CAS}$ to select the bank to be used for the operation. The bank addresses BA_0 ~ BA_1 are latched at bank active, read, write, mode register set and pre-charge operations.

: In case x 8

This SDRAM is organized as four independent banks of 8,388,608 words x 8 bits memory arrays. The BA_0 ~ BA_1 inputs are latched at the time of assertion of $\overline{RAS}$ and $\overline{CAS}$ to select the bank to be used for the operation. The bank addresses BA_0 ~ BA_1 are latched at bank active, read, write, mode register set and pre-charge operations.

: In case x 16

This SDRAM is organized as four independent banks of 4,194,304 words x 16 bits memory arrays. The BA_0 ~ BA_1 inputs are latched at the time of assertion of $\overline{RAS}$ and $\overline{CAS}$ to select the bank to be used for the operation. The bank addresses BA_0 ~ BA_1 are latched at bank active, read, write, mode register set and pre-charge operations.

ADDRESS INPUTS (A0 ~ A12)

: In case x 4

The 24 address bits are required to decode the 16,777,216 word locations are multiplexed into 13 address input pins (A_0 ~ A_{12}). The 13 bit row addresses are latched along with $\overline{RAS}$ and BA_0 ~ BA_1 during bank activate command. The 11 bit column addresses are latched along with $\overline{CAS}$, $\overline{WE}$ and BA_0 ~ BA_1 during read or write command.

: In case x 8

The 23 address bits are required to decode the 8,388,608 word locations are multiplexed into 13 address input pins (A_0 ~ A_{12}). The 13 bit row addresses are latched along with $\overline{RAS}$ and BA_0 ~ BA_1 during bank activate command. The 10 bit column addresses are latched along with $\overline{CAS}$, $\overline{WE}$ and BA_0 ~ BA_1 during read or write command.

: In case x 16

The 22 address bits are required to decode the 4,194,304 word locations are multiplexed into 13 address input pins (A_0 ~ A_{12}). The 13 bit row addresses are latched along with $\overline{RAS}$ and BA_0 ~ BA_1 during bank activate command. The 9 bit column addresses are latched along with $\overline{CAS}$, $\overline{WE}$ and BA_0 ~ BA_1 during read or write command.

CLOCK (CLK)

The clock input is used as the reference for all SDRAM operations. All operations are synchronized to the positive going edge of the clock. The clock transitions must be monotonic between V_{IL} and V_{IH}. During operation with CKE high all inputs are assumed to be in a valid state (low or high) for the duration of set-up and hold time around positive edge of the clock in order to function well Q perform and I_{CC} specifications.

CLOCK ENABLE (CKE)

The clock enable(CKE) gates the clock onto SDRAM. If CKE goes low synchronously with clock (set-up and hold time are the same as other inputs), the internal clock is suspended from the next clock cycle and the state of output and burst address is frozen as long as the CKE remains low. All other inputs are ignored from the next clock cycle after CKE goes low. When all banks are in the idle state and CKE goes low synchronously with clock, the SDRAM enters the power down mode from the next clock cycle. The SDRAM remains in the power down mode ignoring the other inputs as long as CKE remains low. The power down exit is synchronous as the internal clock is suspended. When CKE goes high at least "1CLK + t_{SS}" before the high going edge of the clock, then the SDRAM becomes active from the same clock edge accepting all the input commands.

NOP and DEVICE DESELECT

When $\overline{RAS}$, $\overline{CAS}$ and $\overline{WE}$ are high, the SDRAM performs no operation (NOP). NOP does not initiate any new operation, but is needed to complete operations which require more than single clock cycle like bank activate, burst read, auto refresh, etc. The device deselect is also a NOP and is entered by asserting $\overline{CS}$ high. $\overline{CS}$ high disables the command decoder so that $\overline{RAS}$, $\overline{CAS}$, $\overline{WE}$ and all the address inputs are ignored.

D. DEVICE OPERATIONS (continued)

DQM OPERATION

The DQM is used to mask input and output operations. It works similar to $\overline{OE}$ during read operation and inhibits writing during write operation. The read latency is two cycles from DQM and zero cycle for write, which means DQM masking occurs two cycles later in read cycle and occurs in the same cycle during write cycle. DQM operation is synchronous with the clock. The DQM signal is important during burst interruptions of write with read or precharge in the SDRAM. Due to asynchronous nature of the internal write, the DQM operation is critical to avoid unwanted or incomplete writes when the complete burst write is not required. Please refer to DQM timing diagram also.

MODE REGISTER SET (MRS)

The mode register stores the data for controlling the various operating modes of SDRAM. It programs the CAS latency, burst type, burst length, test mode and various vendor specific options to make SDRAM useful for variety of different applications. The default value of the mode register is not defined, therefore the mode register must be written after power up to operate the SDRAM. The mode register is written by asserting low on $\overline{CS}$, $\overline{RAS}$, $\overline{CAS}$ and $\overline{WE}$ (The SDRAM should be in active mode with CKE already high prior to writing the mode register). The state of address pins A_0 ~ A_n and BA_0 ~ BA_1 in the same cycle as $\overline{CS}$, $\overline{RAS}$, $\overline{CAS}$ and $\overline{WE}$ going low is the data written in the mode register. Two clock cycles is required to complete the write in the mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. The mode register is divided into various fields depending on the fields of functions. The burst length field uses A_0 ~ A_2, burst type uses A_3, CAS latency (read latency from column address) use A_4 ~ A_6, vendor specific options or test mode use A_7 ~ A_8, A_{10}/AP ~ A_n and BA_0 ~ BA_1. The write burst length is programmed using A_9. A_7 ~ A_8, A_{10}/AP ~ A_n and BA_0 ~ BA_1 must be set to low for normal SDRAM operation. Refer to the table for specific codes for various burst length, burst type and CAS latencies.

EXTENDED MODE REGISTER SET (EMRS)

The extended mode register stores the data for selecting partial self refresh or temperature compensated self refresh. EMRS cycle is not mandatory and the EMRS command needs to be issued only when either PASR or TCSR is used. The default state without EMRS command issued is +85°C and all 4 banks refreshed. The extended mode register is written by asserting low on $\overline{CS}$, $\overline{RAS}$, $\overline{CAS}$, $\overline{WE}$ and high on BA1 ,low on BA0(The DDR SDRAM should be in all bank precharge with CKE already high prior to writing into the extended mode register). The state of address pins A0 ~ A11 in the same cycle as $\overline{CS}$, $\overline{RAS}$, $\overline{CAS}$ and $\overline{WE}$ going low is written in the extended mode register. Two clock cycles are required to complete the write operation in the extended mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. A0 - A2 are used for partila self refresh and A3 - A4 are used for Temprature compensated self refresh. "Low" on BA1 and "High" on BA0 are used for EMRS. All the other address pins except A0,A1,A2, BA1, BA0 must be set to low for proper EMRS operation. Refer to the table for specific codes.

BANK ACTIVATE.

The bank activate command is used to select a random row in an idle bank. By asserting low on $\overline{RAS}$ and $\overline{CS}$ with desired row and bank address, a row access is initiated. The read or write operation can occur after a time delay of t_{RCD}(min) from the time of bank activation. t_{RCD} is an internal timing parameter of SDRAM, therefore it is dependent on operating clock frequency. The minimum number of clock cycles required between bank activate and read or write command should be calculated by dividing t_{RCD}(min) with cycle time of the clock and then rounding off the result to the next higher integer.

D. DEVICE OPERATIONS (continued)

The SDRAM has four internal banks in the same chip and shares part of the internal circuitry to reduce chip area, therefore it restricts the activation of four banks simultaneously. Also the noise generated during sensing of each bank of SDRAM is high, requiring some time for power supplies to recover before another bank can be sensed reliably. t_{RRD}(min) specifies the minimum time required between activating different bank. The number of clock cycles required between different bank activation must be calculated similar to t_{RCD} specification. The minimum time required for the bank to be active to initiate sensing and restoring the complete row of dynamic cells is determined by t_{RAS}(min). Every SDRAM bank activate command must satisfy t_{RAS}(min) specification before a precharge command to that active bank can be asserted. The maximum time any bank can be in the active state is determined by t_{RAS}(max). The number of cycles for both t_{RAS}(min) and t_{RAS}(max) can be calculated similar to t_{RCD} specification.

BURST READ

The burst read command is used to access burst of data on consecutive clock cycles from an active row in an active bank. The burst read command is issued by asserting low on $\overline{CS}$ and $\overline{CAS}$ with $\overline{WE}$ being high on the positive edge of the clock. The bank must be active for at least t_{RCD}(min) before the burst read command is issued. The first output appears in CAS latency number of clock cycles after the issue of burst read command. The burst length, burst sequence and latency from the burst read command is determined by the mode register which is already programmed. The burst read can be initiated on any column address of the active row. The address wraps around if the initial address does not start from a boundary such that number of outputs from each I/O are equal to the burst length programmed in the mode register. The output goes into high-impedance at the end of the burst, unless a new burst read was initiated to keep the data output gapless. The burst read can be terminated by issuing another burst read or burst write in the same bank or the other active bank or a precharge command to the same bank. The burst stop command is valid at every page burst length.

BURST WRITE

The burst write command is similar to burst read command and is used to write data into the SDRAM on consecutive clock cycles in adjacent addresses depending on burst length and burst sequence. By asserting low on $\overline{CS}$, $\overline{CAS}$ and $\overline{WE}$ with valid column address, a write burst is initiated. The data inputs are provided for the initial address in the same clock cycle as the burst write command. The input buffer is deselected at the end of the burst length, even though the internal writing can be completed yet. The writing can be completed by issuing a burst read and DQM for blocking data inputs or burst write in the same or another active bank. The burst stop command is valid at every burst length. The write burst can also be terminated by using DQM for blocking data and procreating the bank t_{RDL} after the last data input to be written into the active row. See DQM OPERATION also.

ALL BANKS PRECHARGE

All banks can be precharged at the same time by using Precharge all command. Asserting low on $\overline{CS}$, $\overline{RAS}$, and $\overline{WE}$ with high on A_{10}/AP after all banks have satisfied t_{RAS}(min) requirement, performs precharge on all banks. At the end of t_{RP} after performing precharge to all the banks, all banks are in idle state.

PRECHARGE

The precharge operation is performed on an active bank by asserting low on $\overline{CS}$, $\overline{RAS}$, $\overline{WE}$ and A_{10}/AP with valid BA_0 ~ BA_1 of the bank to be precharged. The precharge command can be asserted anytime after t_{RAS}(min) is satisfied from the bank active command in the desired bank. t_{RP} is defined as the minimum number of clock cycles required to complete row precharge is calculated by dividing t_{RP} with clock cycle time and rounding up to the next higher integer. Care should be taken to make sure that burst write is completed or DQM is used to inhibit writing before precharge command is asserted. The maximum time any bank can be active is specified by t_{RAS}(max). Therefore, each bank activate command. At the end of precharge, the bank enters the idle state and is ready to be activated again. Entry to Power down, Auto refresh, Self refresh and Mode register set etc. is possible only when all banks are in idle state.

D. DEVICE OPERATIONS (continued)

AUTO PRECHARGE

The precharge operation can also be performed by using auto precharge. The SDRAM internally generates the timing to satisfy t_{RAS}(min) and "t_{RP}" for the programmed burst length and $\overline{CAS}$ latency. The auto precharge command is issued at the same time as burst read or burst write by asserting high on A_{10}/AP. If burst read or burst write by asserting high on A_{10}/AP, the bank is left active until a new command is asserted. Once auto precharge command is given, no new commands are possible to that particular bank until the bank achieves idle state.

AUTO REFRESH

The storage cells of 64Mb, 128Mb and 256Mb SDRAM need to be refreshed every 64ms to maintain data. An auto refresh cycle accomplishes refresh of a single row of storage cells. The internal counter increments automatically on every auto refresh cycle to refresh all the rows. An auto refresh command is issued by asserting low on $\overline{CS}$, $\overline{RAS}$ and $\overline{CAS}$ with high on CKE and $\overline{WE}$. The auto refresh command can only be asserted with both banks being in idle state and the device is not in power down mode (CKE is high in the previous cycle). The time required to complete the auto refresh operation is specified by t_{RC}(min). The minimum number of clock cycles required can be calculated by driving t_{RC} with clock cycle time and them rounding up to the next higher integer. The auto refresh command must be followed by NOP's until the auto refresh operation is completed. All banks will be in the idle state at the end of auto refresh operation. The auto refresh is the preferred refresh mode when the SDRAM is being used for normal data transactions. The 64Mb and 128Mb SDRAM' s auto refresh cycle can be performed once in 15.6us or a burst of 4096 auto refresh cycles once in 64ms. The 256Mb SDRAM' s auto refresh cycle can be performed once in 7.8us or a burst of 8192 auto refresh cycles once in 64ms.

SELF REFRESH

The self refresh is another refresh mode available in the SDRAM. The self refresh is the preferred refresh mode for data retention and low power operation of SDRAM. In self refresh mode, the SDRAM disables the internal clock and all the input buffers except CKE. The refresh addressing and timing are internally generated to reduce power consumption.

The self refresh mode is entered from all banks idle state by asserting low on $\overline{CS}$, $\overline{RAS}$, $\overline{CAS}$ and CKE with high on $\overline{WE}$. Once the self refresh mode is entered, only CKE state being low matters, all the other inputs including the clock are ignored in order to remain in the self refresh mode.

The self refresh is exited by restarting the external clock and then asserting high on CKE. This must be followed by NOP's for a minimum time of t_{RC} before the SDRAM reaches idle state to begin normal operation. If the system uses burst auto refresh during normal operation, it is recommended to use burst 8192 auto refresh cycles for 256Mb and burst 4096 auto refresh cycles for 128Mb and 64Mb immediately after exiting in self refresh mode.

E. BASIC FEATURE AND FUNCTION DESCRIPTIONS

1. CLOCK Suspend



2. DQM Operation



Note : 1. CKE to CLK disable/enable = 1CLK.
2. DQM makes data out Hi-Z after 2CLKs which should masked by CKE " L"
3. DQM masks both data-in and data-out.

3. $\overline{CAS}$ Interrupt (I)

1) Read interrupted by Read (BL=4) [*1]



2) Write interrupted by Write (BL=2)



3) Write interrupted by Read (BL=2)



***Note :** 1. By " Interrupt", It is meant to stop burst read/write by external command before the end of burst.
By "$\overline{CAS}$ Interrupt", to stop burst read/write by $\overline{CAS}$ access ; read and write.
2. tCCD : $\overline{CAS}$ to $\overline{CAS}$ delay. (=1CLK)
3. tCDL : Last data in to new column address delay. (=1CLK)

4. $\overline{CAS}$ Interrupt (II) : Read Interrupted by Write & DQM

(a) CL=2, BL=4

CLK

i) CMD RD WR

DQM

DQ D0 D1 D2 D3

ii) CMD RD WR

DQM

DQ Hi-Z D0 D1 D2 D3

iii) CMD RD WR

DQM

DQ Hi-Z D0 D1 D2 D3

iv) CMD RD WR

DQM

DQ Q0 *1 Hi-Z D0 D1 D2 D3

(b) CL=3, BL=4

CLK

i) CMD RD WR

DQM

DQ D0 D1 D2 D3

ii) CMD RD WR

DQM

DQ D0 D1 D2 D3

iii) CMD RD WR

DQM

DQ D0 D1 D2 D3

iii) CMD RD WR

DQM

DQ Hi-Z D0 D1 D2 D3

iv) CMD RD WR

DQM

DQ Q0 *1 Hi-Z D0 D1 D2 D3

***Note :** 1. To prevent bus contention, there should be at least one gap between data in and data out.

5. Write Interrupted by Precharge & DQM



*Note : 1. To prevent bus contention, DQM should be issued which makes at least one gap between data in and data out.
2. To inhibit invalid write, DQM should be issued.
3. This precharge command and burst write command should be of the same bank, otherwise it is not precharge interrupt but only another bank precharge of four banks operation.

6. Precharge



7. Auto Precharge



*Note : 1. SAMSUNG can support tRDL=1CLK and tRDL=2CLK for all memory devices. SAMSUNG recommends tRDL=2 CLK.
2. Number of valid output data after row precharge : 1, 2 for CAS Latency = 2, 3 respectively.
3. The row active command of the precharge bank can be issued after tRP from this point.
The new read/write command of other activated bank can be issued from this point.
At burst read/write with auto precharge, CAS interrupt of the same bank is illegal
4. tDAL defined Last data in to Active delay. SAMSUNG can support tDAL=1CLK+20ns and 2CLK+20ns ,recommends tDAL=2CLK+20ns.

8. Burst Stop & Interrupted by Precharge

1) Normal Write

BL=4 & tRDL=1CLK

CLK
CMD WR PRE
DQM
DQ D0 D1 D2
tRDL*1

BL=4 & tRDL=2CLK

CLK
CMD WR PRE
DQM
DQ D0 D1 D2
tRDL*1

2) Write Burst Stop (BL=8)

CLK
CMD WR STOP
DQM
DQ D0 D1 D2 D3
tBDL*2

3) Read Interrupted by Precharge (BL=4)

CLK
CMD RD PRE
DQ(CL2) Q0 Q1 1
DQ(CL3) Q0 Q1 2

4) Read Burst Stop (BL=4)

CLK
CMD RD STOP
DQ(CL2) Q0 Q1 1
DQ(CL3) Q0 Q1 2

9. MRS



***Note :** 1. SAMSUNG can support tRDL=1CLK and tRDL=2CLK for all memory devices. SAMSUNG recommends tRDL=2 CLK.
2. tBDL : 1 CLK ; Last data in to burst stop delay.
Read or write burst stop command is valid at every burst length.
3. Number of valid output data after row precharge or burst stop : 1, 2 for CAS latency= 2, 3 respectively.
4. PRE : All banks precharge is necessary.
MRS can be issued only at all banks precharge state.

10. Clock Suspend Exit & Power Down Exit



11. Auto Refresh & Self Refresh



***Note :** 1. Active power down : one or more banks active state.
2. Precharge power down : all banks precharge state.
3. The auto refresh is the same as CBR refresh of conventional DRAM.
No precharge commands are required after auto refresh command.
During t_{RC} from auto refresh command, any other command can not be accepted.
4. Before executing auto/self refresh command, all banks must be idle state.
5. MRS, Bank Active, Auto/Self Refresh, Power Down Mode Entry.
6. During self refresh mode, refresh interval and refresh operation are performed internally.
After self refresh entry, self refresh mode is kept while CKE is low.
During self refresh mode, all inputs except CKE will be don't cared, and outputs will be in Hi-Z state.
For the time interval of t_{RC} from self refresh exit command, any other command can not be accepted.
Before/After self refresh mode, burst auto refresh cycle (4096 cycles for 64Mb & 128Mb, 8192 cycles for 256Mb) is recommended.

12. About Burst Type Control

Basic MODE	Sequential Counting	At MRS A_3 = "0". See the BURST SEQUENCE TABLE. (BL=4, 8) BL=1, 2, 4, 8 and full page.
	Interleave Counting	At MRS A_3 = "1". See the BURST SEQUENCE TABLE. (BL=4, 8) BL=4, 8. At BL=1, 2 Interleave Counting = Sequential Counting
Random MODE	Random column Access t_{CCD} = 1 CLK	Every cycle Read/Write Command with random column address can realize Random Column Access. That is similar to Extended Data Out (EDO) Operation of conventional DRAM.

13. About Burst Length Control

Basic MODE	1	At MRS $A_{2,1,0}$ = "000". At auto precharge, t_{RAS} should not be violated.
	2	At MRS $A_{2,1,0}$ = "001". At auto precharge, t_{RAS} should not be violated.
	4	At MRS $A_{2,1,0}$ = "010".
	8	At MRS $A_{2,1,0}$ = "011".
	Full Page	At MRS $A_{2,1,0}$ = "111". Wrap around mode(infinite burst length) should be stopped by burst stop. $\overline{RAS}$ interrupt or $\overline{CAS}$ interrupt
Special MODE	BRSW	At MRS A_9 = "1". Read burst =1, 2, 4, 8, full page write Burst =1 At auto precharge of write, t_{RAS} should not be violated.
Random MODE	Burst Stop	t_{BDL} = 1, Valid DQ after burst stop is 1, 2 for CAS latency 2, 3 respectively Using burst stop command, any burst length control is possible.
Interrupt MODE	$\overline{RAS}$ Interrupt (Interrupted by Precharge)	Before the end of burst, Row precharge command of the same bank stops read/write burst with Row precharge. t_{RDL}= 2 with DQM, valid DQ after burst stop is 1, 2 for CAS latency 2, 3 respectively. During read/write burst with auto precharge, $\overline{RAS}$ interrupt can not be issued.
	$\overline{CAS}$ Interrupt	Before the end of burst, new read/write stops read/write burst and starts new read/write burst. During read/write burst with auto precharge, $\overline{CAS}$ interrupt can not be issued.

FUNCTION TRUTH TABLE (TABLE 1)

Current State	$\overline{\text{CS}}$	$\overline{\text{RAS}}$	$\overline{\text{CAS}}$	$\overline{\text{WE}}$	BA	ADDR	ACTION	Note
IDLE	H	X	X	X	X	X	NOP	
	L	H	H	H	X	X	NOP	
	L	H	H	L	X	X	ILLEGAL	2
	L	H	L	X	BA	CA, A10/AP	ILLEGAL	2
	L	L	H	H	BA	RA	Row (& Bank) Active ; Latch RA	
	L	L	H	L	BA	A10/AP	NOP	4
	L	L	L	H	X	X	Auto Refresh or Self Refresh	5
	L	L	L	L	OP code	OP code	Mode Register Access	5
Row Active	H	X	X	X	X	X	NOP	
	L	H	H	H	X	X	NOP	
	L	H	H	L	X	X	ILLEGAL	2
	L	H	L	H	BA	CA, A10/AP	Begin Read ; latch CA ; determine AP	
	L	H	L	L	BA	CA, A10/AP	Begin Write ; latch CA ; determine AP	
	L	L	H	H	BA	RA	ILLEGAL	2
	L	L	H	L	BA	A10/AP	Precharge	
	L	L	L	X	X	X	ILLEGAL	
Read	H	X	X	X	X	X	NOP (Continue Burst to End --> Row Active)	
	L	H	H	H	X	X	NOP (Continue Burst to End --> Row Active)	
	L	H	H	L	X	X	Term burst --> Row active	
	L	H	L	H	BA	CA, A10/AP	Term burst, New Read, Determine AP	
	L	H	L	L	BA	CA, A10/AP	Term burst, New Write, Determine AP	3
	L	L	H	H	BA	RA	ILLEGAL	2
	L	L	H	L	BA	A10/AP	Term burst, Precharge timing for Reads	
	L	L	L	X	X	X	ILLEGAL	
Write	H	X	X	X	X	X	NOP (Continue Burst to End --> Row Active)	
	L	H	H	H	X	X	NOP (Continue Burst to End --> Row Active)	
	L	H	H	L	X	X	Term burst --> Row active	
	L	H	L	H	BA	CA, A10/AP	Term burst, New read, Determine AP	3
	L	H	L	L	BA	CA, A10/AP	Term burst, New Write, Determine AP	3
	L	L	H	H	BA	RA	ILLEGAL	2
	L	L	H	L	BA	A10/AP	Term burst, precharge timing for Writes	3
	L	L	L	X	X	X	ILLEGAL	
Read with Auto Precharge	H	X	X	X	X	X	NOP (Continue Burst to End --> Precharge)	
	L	H	H	H	X	X	NOP (Continue Burst to End --> Precharge)	
	L	H	H	L	X	X	ILLEGAL	
	L	H	L	X	BA	CA, A10/AP	ILLEGAL	
	L	L	H	X	BA	RA, RA10	ILLEGAL	2
	L	L	L	X	X	X	ILLEGAL	
Write with Auto Precharge	H	X	X	X	X	X	NOP (Continue Burst to End --> Precharge)	
	L	H	H	H	X	X	NOP (Continue Burst to End --> Precharge)	
	L	H	H	L	X	X	ILLEGAL	
	L	H	L	X	BA	CA, A10/AP	ILLEGAL	
	L	L	H	X	BA	RA, RA10	ILLEGAL	2
	L	L	L	X	X	X	ILLEGAL	
Pre-charging	H	X	X	X	X	X	NOP --> Idle after t_{RP}	
	L	H	H	H	X	X	NOP --> Idle after t_{RP}	
	L	H	H	L	X	X	ILLEGAL	2
	L	H	L	X	BA	CA	ILLEGAL	2
	L	L	H	H	BA	RA	ILLEGAL	2
	L	L	H	L	BA	A10/AP	NOP --> Idle after t_{RP}	4

FUNCTION TRUTH TABLE (TABLE 1)

Current State	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	BA	ADDR	ACTION	Note
Row Activating	L	L	L	X	X	X	ILLEGAL	
	H	X	X	X	X	X	NOP --> Row Active after t_{RCD}	
	L	H	H	H	X	X	NOP --> Row Active after t_{RCD}	
	L	H	H	L	X	X	ILLEGAL	2
	L	H	L	X	BA	CA	ILLEGAL	2
	L	L	H	H	BA	RA	ILLEGAL	2
	L	L	H	L	BA	A_{10}/AP	ILLEGAL	2
	L	L	L	X	X	X	ILLEGAL	
Refreshing	H	X	X	X	X	X	NOP --> Idle after t_{RC}	
	L	H	H	X	X	X	NOP --> Idle after t_{RC}	
	L	H	L	X	X	X	ILLEGAL	
	L	L	H	X	X	X	ILLEGAL	
	L	L	L	X	X	X	ILLEGAL	
Mode Register Accessing	H	X	X	X	X	X	NOP --> Idle after 2 clocks	
	L	H	H	H	X	X	NOP --> Idle after 2 clocks	
	L	H	H	L	X	X	ILLEGAL	
	L	H	L	X	X	X	ILLEGAL	
	L	L	X	X	X	X	ILLEGAL	

Abbreviations : RA = Row Address BA = Bank Address
NOP = No Operation Command CA = Column Address AP = Auto Precharge

***Note :** 1. All entries assume the CKE was active (High) during the precharge clock and the current clock cycle.
2. Illegal to bank in specified state ; Function may be legal in the bank indicated by BA, depending on the state of that bank.
3. Must satisfy bus contention, bus turn around, and/or write recovery requirements.
4. NOP to bank precharging or in idle state. May precharge bank indicated by BA (and A_{10}/AP).
5. Illegal if any bank is not idle.

FUNCTION TRUTH TABLE (TABLE 2)

Current State	CKE (n-1)	CKE n	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	ADDR	ACTION	**Note**
Self Refresh	H	X	X	X	X	X	X	INVALID	
	L	H	H	X	X	X	X	Exit Self Refresh --> Idle after t_{RFC} (ABI)	6
	L	H	L	H	H	H	X	Exit Self Refresh --> Idle after t_{RFC} (ABI)	6
	L	H	L	H	H	L	X	ILLEGAL	
	L	H	L	H	L	X	X	ILLEGAL	
	L	H	L	L	X	X	X	ILLEGAL	
	L	L	X	X	X	X	X	NOP (Maintain Self Refresh)	
All Banks Precharge Power Down	H	X	X	X	X	X	X	INVALID	
	L	H	H	X	X	X	X	Exit Power Down --> ABI	
	L	H	L	H	H	H	X	Exit Power Down --> ABI	7
	L	H	L	H	H	L	X	ILLEGAL	7
	L	H	L	H	L	X	X	ILLEGAL	
	L	H	L	L	X	X	X	ILLEGAL	
	L	L	X	X	X	X	X	NOP (Maintain Low Power Mode)	
All Banks Idle	H	H	X	X	X	X	X	Refer to Table 1	
	H	L	H	X	X	X	X	Enter Power Down	
	H	L	L	H	H	H	X	Enter Power Down	8
	H	L	L	H	H	L	X	ILLEGAL	8
	H	L	L	H	L	X	X	ILLEGAL	
	H	L	L	L	H	H	RA	Row (& Bank) Active	
	H	L	L	L	L	H	X	Enter Self Refresh	8
	H	L	L	L	L	L	OP Code	Mode Register Access	
	L	L	X	X	X	X	X	NOP	
Any State other than Listed above	H	H	X	X	X	X	X	Refer to Operations in Table 1	
	H	L	X	X	X	X	X	Begin Clock Suspend next cycle	9
	L	H	X	X	X	X	X	Exit Clock Suspend next cycle	9
	L	L	X	X	X	X	X	Maintain Clock Suspend	

Abbreviations : ABI = All Banks Idle, RA = Row Address

***Note :** 6. CKE low to high transition is asynchronous.

7. CKE low to high transition is asynchronous if restarts internal clock.
   A minimum setup time 1CLK + t_{SS} must be satisfied before any command other than exit.
8. Power down and self refresh can be entered only from the both banks idle state.
9. Must be a legal command.

Single Bit Read - Write - Read Cycle(Same Page) @CAS Latency=3, Burst Length=1
Power Up Sequence
Read & Write Cycle at Same Bank @Burst Length=4, tRDL=1CLK
Read & Write Cycle at Same Bank @Burst Length=4, tRDL=2CLK
Page Read & Write Cycle at Same Bank @Burst Length=4, tRDL=1CLK
Page Read & Write Cycle at Same Bank @Burst Length=4, tRDL=2CLK
Page Read Cycle at Different Bank @Burst Length=4
Page Write Cycle at Different Bank @Burst Length=4, tRDL=1CLK
Page Write Cycle at Different Bank @Burst Length=4, tRDL=2CLK
Read & Write Cycle at Different Bank @Burst Length=4
Read & Write Cycle With Auto Precharge I @Burst Length=4
Read & Write Cycle With Auto Precharge II @Burst Length=4
Clock Suspension & DQM Operation Cycle @CAS Letency=2, Burst Length=4
Read Interrupted by Precharge Command & Read Burst Stop Cycle @ Full Page Burst
Write Interrupted by Precharge Command & Write Burst Stop Cycle @ Full Page Burst, tRDL=1CLK
Write Interrupted by Precharge Command & Write Burst Stop Cycle @ Full Page Burst, tRDL=2CLK
Active/precharge Power Dower Down Mode @CAS Latency=2 Burst Length=4
Self Refresh Entry & Exit Cycle & Exit Cycle
Mode Register Set Cycle
Auto Refresh Cycle

Single Bit Read-Write-Read Cycle(Same Page) @CAS Latency=3, Burst Length=1

***Note :** 1. All input except CKE & DQM can be don't care when $\overline{CS}$ is high at the CLK high going edge.
2. Bank active & read/write are controlled by BA0~BA1.

64Mb/128Mb		256Mb		Active & Read/Write
BA0	BA1	BA0	BA1	
0	0	0	0	Bank A
0	1	1	0	Bank B
1	0	0	1	Bank C
1	1	1	1	Bank D

3. Enable and disable auto precharge function are controlled by A10/AP in read/write command

A10/AP	64Mb/128Mb		256Mb		Operation
	BA0	BA1	BA0	BA1	
0	0	0	0	0	Disable auto precharge, leave bank A active at end of burst.
	0	1	1	0	Disable auto precharge, leave bank B active at end of burst.
	1	0	0	1	Disable auto precharge, leave bank C active at end of burst.
	1	1	1	1	Disable auto precharge, leave bank D active at end of burst.
1	0	0	0	0	Enable auto precharge, precharge bank A at end of burst.
	0	1	1	0	Enable auto precharge, precharge bank B at end of burst.
	1	0	0	1	Enable auto precharge, precharge bank C at end of burst.
	1	1	1	1	Enable auto precharge, precharge bank D at end of burst.

4. A10/AP and BA0~BA1 control bank precharge when precharge command is asserted.

A10/AP	64Mb/128Mb		256Mb		Precharge
	BA0	BA1	BA0	BA1	
0	0	0	0	0	Bank A
0	0	1	1	0	Bank B
0	1	0	0	1	Bank C
0	1	1	1	1	Bank D
1	x	x	x	x	All Banks

Power Up Sequence for Mobile DRAM

: Don't care

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19

CLOCK

CKE

$\overline{CS}$

$\overline{RAS}$

$\overline{CAS}$

ADDR Key Key RAa

BA0

BA1

A10/AP RAa

DQ Hi-Z Hi-Z

$\overline{WE}$

DQM High level is necessary.

tRP tRC tRC

Precharge (All Bank) Auto Refresh Auto Refresh Normal MRS Extended MRS Row Active (A-Bank)

1. Apply power and start clock, Attempt to maintain CKE= "H", DQM= "H" and the other pins are in NOP condition at the inputs.
2. Power is applied to VDD and VDDQ (simultaneously).
3. Maintain stable power, stable clock and NOP input condition for a minimum of 200us.
4. Issue precharge commands for all banks of the devices.
5. Issue 2 or more auto-refresh commands.
6. Issue a mode register set command to initialize the mode register.
7. Issue an extended mode register set command to define PASR or TCSR operating type of the device after normal MRS.
   EMRS cycle is not mandatory and EMRS command need to be issued only when either PASR or TCSR is used.
   The default state without EMRS command issued is +85°C and all 4banks refreshed.

The device is now ready for the operation selected by EMRS.
For operating with PASR or TCSR, set PASR or TCSR mode in EMRS setting stage.
Adjustment to another mode in the state of PASR, TCSR or DS mode can be achieved by additional EMRS setting without asserting power up sequence again.

Read & Write Cycle at Same Bank @Burst Length=4, tRDL=1CLK

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19

CLOCK

CKE HIGH

tRC *Note 1

CS

tRCD

RAS

*Note 2

CAS

ADDR Ra Ca Rb Cb

BA0

BA1

A10/AP Ra Rb

DQ

CL=2 tOH Qa0 Qa1 Qa2 Qa3 Db0 Db1 Db2 Db3

tRAC *Note 3 tSAC tSHZ *Note 4 tRDL

CL=3 tOH Qa0 Qa1 Qa2 Qa3 Db0 Db1 Db2 Db3

tRAC *Note 3 tSAC tSHZ *Note 4 tRDL

WE

DQM

Row Active (A-Bank) | Read (A-Bank) | Precharge (A-Bank) | Row Active (A-Bank) | Write (A-Bank) | Precharge (A-Bank)

: Don't care

***Note :**
1. Minimum row cycle times is required to complete internal DRAM operation.
2. Row precharge can interrupt burst on any cycle. [CAS Latency - 1] number of valid output data is available after Row precharge. Last valid output will be Hi-Z(t_{SHZ}) after the clcok.
3. Access time from Row active command. t_{CC} *(t_{RCD} + CAS latency - 1) + t_{SAC}
4. Ouput will be Hi-Z after the end of burst. (1, 2, 4, 8 & Full page bit burst)

Read & Write Cycle at Same Bank @Burst Length=4, tRDL=2CLK

***Note :**
1. Minimum row cycle times is required to complete internal DRAM operation.
2. Row precharge can interrupt burst on any cycle. [CAS Latency - 1] number of valid output data is available after Row precharge. Last valid output will be Hi-Z(t_{SHZ}) after the clcok.
3. Access time from Row active command. t_{CC} *(t_{RCD} + CAS latency - 1) + t_{SAC}
4. Ouput will be Hi-Z after the end of burst. (1, 2, 4, 8 & Full page bit burst)

Page Read & Write Cycle at Same Bank @Burst Length=4, tRDL=1CLK

CLOCK 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19

CKE HIGH

CS tRCD

RAS *Note 2

CAS

ADDR Ra Ca Cb Cc Cd Rb

BA0

BA1

A10/AP Ra Rb

tRDL

DQ CL=2 Qa0 Qa1 Qb0 Qb1 Qb2 Dc0 Dc1 Dd0 Dd1

tDAL *Note 4

CL=3 Qa0 Qa1 Qb0 Qb1 Dc0 Dc1 Dd0 Dd1

tCDL

WE

DQM *Note 1 *Note 3

Row Active (A-Bank) | Read (A-Bank) | Read (A-Bank) | Write (A-Bank) | Write (A-Bank) | Precharge (A-Bank) | Row Adiwe (A-Bank)

: Don't care

***Note :**
1. To write data before burst read ends, DQM should be asserted three cycle prior to write command to avoid bus contention.
2. Row precharge will interrupt writing. Last data input, tRDL before Row precharge, will be written.
3. DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.
4. tDAL, last data in to active delay, is 1CLK + 20ns

Page Read & Write Cycle at Same Bank @Burst Length=4, tRDL=2CLK

CLOCK 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19
CKE HIGH
CS tRCD
RAS *Note 2
CAS
ADDR Ra Ca Cb Cc Cd Rb
BA0
BA1
A10/AP Ra Rb tRDL
DQ CL=2 Qa0 Qa1 Qb0 Qb1 Qb2 Dc0 Dc1 Dd0 Dd1
tDAL *Note 4
CL=3 Qa0 Qa1 Qb0 Qb1 Dc0 Dc1 Dd0 Dd1
tCDL
WE
DQM *Note 1 *Note 3

Row Active (A-Bank) | Read (A-Bank) | Read (A-Bank) | Write (A-Bank) | Write (A-Bank) | Precharge (A-Bank) | Row Active (A-Bank)

: Don't care

***Note :** 1. To write data before burst read ends, DQM should be asserted three cycle prior to write command to avoid bus contention.
2. Row precharge will interrupt writing. Last data input, tRDL before Row precharge, will be written.
3. DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.
4. tDAL ,last data in to active delay, is 2CLK + 20ns.

Page Read Cycle at Different Bank @Burst Length=4

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19

CLOCK

CKE HIGH

*Note 1

CS

RAS *Note 2

CAS

ADDR RAa RBb CAa RCc CBb RDd CCc CDd

BA0

BA1

A10/AP RAa RBb RCc RDd

DQ

CL=2 QAa0 QAa1 QAa2 QBb0 QBb1 QBb2 QCc0 QCc1 QCc2 QDd0 QDd1 QDd2

CL=3 QAa0 QAa1 QAa2 QBb0 QBb1 QBb2 QCc0 QCc1 QCc2 QDd0 QDd1 QDd2

WE

DQM

Row Active (A-Bank)
Row Active (B-Bank)
Read (A-Bank)
Row Acive (C-Bank)
Read (B-Bank)
Precharge (A-Bank)
Row Active (D-Bank)
Read (C-Bank)
Precharge (B-Bank)
Read (D-Bank)
Precharge (C-Bank)
Precharge (D-Bank)

: Don't care

***Note :** 1. CS can be don't cared when RAS, CAS and WE are high at the clock high going dege.
2. To interrupt a burst read by row precharge, both the read and the precharge banks must be the same.

Page Write Cycle at Different Bank @Burst Length=4, tRDL=1CLK

CLOCK 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19

CKE HIGH

CS

RAS *Note 2

CAS

ADDR RAa RBb CAa CBb RCc RDd CCc CDd

BA0

BA1

A10/AP RAa RBb RCc RDd

DQ DAa0 DAa1 DAa2 DAa3 DBb0 DBb1 DBb2 DBb3 DCc0 DCc1 DDd0 DDd1 DDd2

tCDL tRDL

WE *Note 1

DQM

Row Active (A-Bank)
Row Active (B-Bank)
Write (A-Bank)
Write (B-Bank)
Row Active (C-Bank)
Row Active (D-Bank)
Write (C-Bank)
Write (D-Bank)
Precharge (All Banks)

: Don't care

***Note :** 1. To interrupt burst write by Row precharge, DQM should be asserted to mask invalid input data.
2. To interrupt burst write by Row precharge, both the write and the precharge banks must be the same.

Page Write Cycle at Different Bank @Burst Length=4, tRDL=2CLK

***Note :** 1. To interrupt burst write by Row precharge, DQM should be asserted to mask invalid input data.
2. To interrupt burst write by Row precharge, both the write and the precharge banks must be the same.

Read & Write Cycle at Different Bank @Burst Length=4

***Note :** 1. t_{CDL} should be met to complete write.

Read & Write Cycle with Auto Precharge I @Burst Length=4

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19

CLOCK

CKE HIGH

CS

RAS

CAS

ADDR RAa RBb CAa CBb RAc CAc

BA0

BA1

A10/AP RAa RBb RAc

DQ CL=2 QAa0 QAa1 QBb0 QBb1 QBb2 QBb3 DAc0 DAc1

CL=3 QAa0 QAa1 QBb0 QBb1 QBb2 QBb3 DAc0 DAc1

WE

DQM

Row Active (A-Bank)

Row Active (B-Bank)

Read with Auto Pre charge (A-Bank)

Read without Auto precharge(B-Bank) Auto Precharge Start Point (A-Bank)*Note1

Precharge (B-Bank)

Row Active (A-Bank)

Write with Auto Precharge (A-Bank)

: Don't care

***Note1:** When Read(Write) command with auto precharge is issued at A-Bank after A and B Bank activation.

- if Read(Write) command without auto precharge is issued at B-Bank before A-Bank auto precharge starts, A-Bank auto precharge will start at B-Bank read command input point .
- any command can not be issued at A-Bank during tRP after A-Bank auto precharge starts.

Read & Write Cycle with Auto Precharge II @Burst Length=4

CLOCK 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19

CKE HIGH

CS

RAS

CAS

ADDR Ra Ca Rb Cb

BA0

BA1

A10/AP Ra Rb

DQ CL=2 Qa0 Qa1 Qa2 Qa3 Qb0 Qb1 Qb2 Qb3

CL=3 Qa0 Qa1 Qa2 Qa3 Qb0 Qb1 Qb2 Qb3

WE

DQM

*Note1

Row Active (A-Bank)

Read with Auto Precharge (A-Bank)

Auto Precharge Start Point (A-Bank) Row Active (B-Bank)

Read with Auto Precharge (B-Bank)

Auto Precharge Start Point (B-Bank)

: Don't care

***Note 1:** Any command to A-bank is not allowed in this period.
tRP is determined from at auto precharge start point

Clock Suspension & DQM Operation Cycle @CAS Latency=2, Burst Length=4

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19

CLOCK

CKE

CS

RAS

CAS

ADDR Ra Ca Cb Cc

BA_0

BA_1

A_{10}/AP Ra

DQ Qa0 Qa1 Qa2 Qa3 tSHZ Qb0 Qb1 tSHZ Dc0 Dc2

WE

DQM *Note 1

Row Active Read Clock Suspension Read Read DQM Write Write DQM Clock Suspension Write DQM

: Don't care

***Note1 :** DQM is needed to prevent bus contention.

Read Interrupted by Precharge Command & Read Burst Stop Cycle @ Full Page Burst

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19

CLOCK

CKE HIGH

CS

RAS

CAS

ADDR RAa CAa CAb

BA_0

BA_1

A_{10}/AP RAa

DQ

CL=2 QAa0 QAa1 QAa2 QAa3 QAa4 [1] QAb0 QAb1 QAb2 QAb3 QAb4 QAb5 [1]

CL=3 QAa0 QAa1 QAa2 QAa3 QAa4 [2] QAb0 QAb1 QAb2 QAb3 QAb4 QAb5 [2]

WE

DQM

Row Active (A-Bank) | Read (A-Bank) | Burst Stop | Read (A-Bank) | Precharge (A-Bank)

: Don't care

***Note :** 1. At full page mode, burst is finished by burst stop or precharge.
2. About the valid DQs after burst stop, it is same as the case of RAS interrupt.
Both cases are illustrated above timing diagram. See the label 1, 2 on them.
But at burst write, Burst stop and RAS interrupt should be compared carefully.
Refer the timing diagram of "Full page write burst stop cycle".
3. Burst stop is valid at every burst length.

TIMING DIAGRAM

Write Interrupted by Precharge Command & Write Burst Stop Cycle @ Full Page Burst, tRDL=1CLK

***Note :** 1. At full page mode, burst is finished by burst stop or precharge.
2. Data-in at the cycle of interrupted by precharge can not be written into the corresponding memory cell. It is defined by AC parameter of tRDL.
DQM at write interrupted by precharge command is needed to prevent invalid write.
DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.
3. Burst stop is valid at every burst length.

Write Interrupted by Precharge Command & Write Burst Stop Cycle @ Full Page Burst, tRDL=2CLK

CLOCK 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19

CKE HIGH

$\overline{CS}$

$\overline{RAS}$

$\overline{CAS}$

ADDR RAa CAa CAb

BA_0

BA_1

A_{10}/AP RAa

tBDL *Note 1 tRDL *Note 1,2

DQ DAa0 DAa1 DAa2 DAa3 DAa4 DAb0 DAb1 DAb2 DAb3 DAb4 DAb5

$\overline{WE}$

DQM

Row Active (A-Bank) Write (A-Bank) Burst Stop Write (A-Bank) Precharge (A-Bank)

: Don't care

***Note :**
1. At full page mode, burst is finished by burst stop or precharge.
2. Data-in at the cycle of interrupted by precharge can not be written into the corresponding memory cell. It is defined by AC parameter of t_{RDL}.
   DQM at write interrupted by precharge command is needed to prevent invalid write.
   DQM should mask invalid input data on precharge command cycle when asserting precharge before end of burst. Input data after Row precharge cycle will be masked internally.
3. Burst stop is valid at every burst length.

Active/Precharge Power Down Mode @CAS Latency=2, Burst Length=4

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19

CLOCK

CKE

tSS *Note 1 *Note 2 *Note 3 tSS tSS *Note 2

CS

RAS

CAS

ADDR Ra Ca

BA

A10/AP Ra

DQ Qa0 Qa1 Qa2 tSHZ

WE

DQM

Precharge Power-down Entry

Precharge Power-down Exit

Row Active

Active Power-down Entry

Active Power-down Exit

Read

Precharge

: Don't Care

***Note :** 1. Both banks should be in idle state prior to entering precharge power down mode.
2. CKE should be set high at least 1CLK + tss prior to Row active command.
3. Can not violate minimum refresh specification. (64ms)

Self Refresh Entry & Exit Cycle

CLOCK 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19

*Note 2 *Note 4 tRCmin

*Note 1 *Note 6

CKE *Note 3

tSS

$\overline{CS}$ *Note 5

$\overline{RAS}$ *Note 7

$\overline{CAS}$

ADDR

BA_0~BA_1

A_{10}/AP

DQ Hi-Z Hi-Z

$\overline{WE}$

DQM

Self Refresh Entry Self Refresh Exit Auto Refresh

: Don't care

*Note : **TO ENTER SELF REFRESH MODE**

1. $\overline{CS}$, $\overline{RAS}$ & $\overline{CAS}$ with CKE should be low at the same clcok cycle.
2. After 1 clock cycle, all the inputs including the system clock can be don't care except for CKE.
3. The device remains in self refresh mode as long as CKE stays "Low".
   cf.) Once the device enters self refresh mode, minimum t_{RAS} is required before exit from self refresh.

TO EXIT SELF REFRESH MODE

4. System clock restart and be stable before returning CKE high.
5. $\overline{CS}$ starts from high.
6. Minimum t_{RC} is required after CKE going high to complete self refresh exit.
7. 4K cycle(64Mb ,128Mb) or 8K cycle(256Mb) of burst auto refresh is required before self refresh entry and after self refresh exit if the system uses burst refresh.

Mode Register Set Cycle

Auto Refresh Cycle

* All banks precharge should be completed before Mode Register Set cycle and auto refresh cycle.

MODE REGISTER SET CYCLE

***Note :**

1. $\overline{CS}$, $\overline{RAS}$, $\overline{CAS}$, $\overline{BA0}$, $\overline{BA1}$ & $\overline{WE}$ activation at the same clock cycle with address key will set internal mode register.
2. Minimum 2 clock cycles should be met before new $\overline{RAS}$ activation.
3. Please refer to Mode Register Set table.

Extended Mode Register Set Cycle