

CYPRESS  
SEMICONDUCTORT-46-23-12  
PRELIMINARYCY7B144  
CY7B1458K x 8/9 Dual-Port Static RAM  
with Sem, Int, Busy

## Features

- 0.8-micron BiCMOS for high performance
- High-speed access
  - 15 ns (commercial)
  - 25 ns (military)
- Automatic power-down
- Fully asynchronous operation
- Master/Slave select pin allows bus width expansion to 16/18 bits or more
- Busy arbitration scheme provided
- Semaphores included to permit software handshaking between ports
- INT flag for port-to-port communication
- Available in 68-pin LCC/PLCC/PGA
- TTL compatible


## Functional Description

The CY7B144 and CY7B145 are high-speed BiCMOS 8Kx8 and 8Kx9 dual-port static RAMs. Various arbitration schemes are included on the CY7B144/5 to handle situations when multiple processors access the same piece of data. Two ports are provided permitting independent, asynchronous access for reads and writes to any location in memory. The CY7B144/5 can be utilized as a standalone 64-Kbit dual-port static RAM or multiple devices can be combined in order to function as a 16/18-bit or wider master/slave dual-port static RAM. An M/S pin is provided for implementing 16/18-bit or wider memory applications without the need for separate master and slave devices or additional discrete logic. Application areas include interprocessor/multiprocessor designs, communications status buffering, and dual-port video/graphics memory.

Each port has independent control pins: chip enable (CE), read or write enable (R/W), and output enable (OE). Two flags, BUSY and INT, are provided on each port. BUSY signals that the port is trying to access the same location currently being accessed by the other port. The interrupt flag (INT) permits communication between ports or systems by means of mail box or message center. The semaphores are used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphore logic is comprised of eight shared latches. Only one side can control the latch (semaphore) at any time. Control of a semaphore indicates that a shared resource is in use. An automatic power-down feature is controlled independently on each port by a chip enable (CE) pin or SEM pin.

The CY7B144 and CY7B145 are available in 68-pin LCCs, PLCCs, and PGAs.

## Logic Block Diagram



## Notes:

1. BUSY is an output in master mode and an input in slave mode.

2. Master: push-pull output and requires no pull-up resistor.




PRELIMINARY


CY7B144  
CY7B145

## Pin Configurations

T-46-23-12

68-Pin PGA  
Top View

B144-2

68-Pin LCC/PLCC  
Top View

B144-3

## Notes:

1. I/O<sub>8R</sub> on the CY7B145.
2. I/O<sub>8L</sub> on the CY7B145.



SRAMS

## Pin Definitions

Left Port	Right Port	Description
I/O <sub>0L</sub> -7L(8L)	I/O <sub>0R</sub> -7R(8R)	Data bus Input/Output
A <sub>0L</sub> -12L	A <sub>0R</sub> -12R	Address Lines
C <sub>E</sub> <sub>L</sub>	C <sub>E</sub> <sub>R</sub>	Chip Enable
O <sub>E</sub> <sub>L</sub>	O <sub>E</sub> <sub>R</sub>	Output Enable
R/W <sub>L</sub>	R/W <sub>R</sub>	Read/Write Enable
S <sub>E</sub> M <sub>L</sub>	S <sub>E</sub> M <sub>R</sub>	Semaphore Enable. When asserted LOW, allows access to eight semaphores. The three least significant bits of the address lines will determine which semaphore to write or read. The I/O <sub>0</sub> pin is used when writing to a semaphore. Semaphores are requested by writing a 0 into the respective location.
I <sub>N</sub> T <sub>L</sub>	I <sub>N</sub> T <sub>R</sub>	Interrupt Flag. I <sub>N</sub> T <sub>L</sub> is set when right port writes location 1FFE and is cleared when left port reads location 1FFE. I <sub>N</sub> T <sub>R</sub> is set when left port writes location 1FFF and is cleared when right port reads location 1FFF.
B <sub>U</sub> S <sub>Y</sub> <sub>L</sub>	B <sub>U</sub> S <sub>Y</sub> <sub>R</sub>	Busy Flag
M/S		Master or Slave Select
V <sub>CC</sub>		Power
GND		Ground

## Selection Guide

		7B144-15 7B145-15	7B144-25 7B145-25	7B144-35 7B145-35
Maximum Access Time (ns)		15	25	35
Maximum Operating Current (mA)	Commercial	260	220	210
	Military		280	250
Maximum Standby Current for I <sub>SB1</sub> (mA)	Commercial	90	75	70
	Military		80	75



PRELIMINARY

CY7B144  
CY7B145

T-46-23-12

**Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$   
 Ambient Temperature with  
 Power Applied .....  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$   
 Supply Voltage to Ground Potential .....  $-0.5\text{V}$  to  $+7.0\text{V}$   
 DC Voltage Applied to Outputs  
 in High Z State .....  $-0.5\text{V}$  to  $+7.0\text{V}$   
 DC Input Voltage<sup>[5]</sup> .....  $-3.5\text{V}$  to  $+7.0\text{V}$   
 Output Current into Outputs (LOW) ..... 20 mA

Static Discharge Voltage .....  $>2001\text{V}$   
(per MIL-STD-883, Method 3015)Latch-Up Current .....  $>200\text{mA}$ **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	$0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$	$5\text{V} \pm 10\%$
Industrial	$-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$	$5\text{V} \pm 10\%$
Military <sup>[6]</sup>	$-55^{\circ}\text{C}$ to $+125^{\circ}\text{C}$	$5\text{V} \pm 10\%$

**Electrical Characteristics Over the Operating Range<sup>[7]</sup>**

Parameter	Description	Test Conditions	7B144-15 7B145-15		7B144-25 7B145-25		7B144-35 7B145-35		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -4.0 mA	2.4		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 4.0 mA		0.4		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.2		2.2		2.2		V
V <sub>IL</sub>	Input LOW Voltage			0.8		0.8		0.8	V
I <sub>IX</sub>	Input Leakage Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-10	+10	-10	+10	-10	+10	μA
I <sub>OZ</sub>	Output Leakage Current	Outputs Disabled, GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub>	-10	+10	-10	+10	-10	+10	μA
I <sub>CC</sub>	Operating Current	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA Outputs Disabled	Com'l	260		220		210	mA
			Mil/Ind			280		250	
I <sub>SB1</sub>	Standby Current (Both Ports TTL Levels)	C <sub>EL</sub> and C <sub>ER</sub> ≥ V <sub>IH</sub> , f = f <sub>MAX</sub> <sup>[8]</sup>	Com'l	90		75		70	mA
			Mil/Ind			80		75	
I <sub>SB2</sub>	Standby Current (One Port TTL Level)	C <sub>EL</sub> or C <sub>ER</sub> ≥ V <sub>IH</sub> , f = f <sub>MAX</sub> <sup>[8]</sup>	Com'l	160		140		130	mA
			Mil/Ind			180		160	
I <sub>SB3</sub>	Standby Current (Both Ports CMOS Levels)	Both Ports C <sub>E</sub> and C <sub>R</sub> ≥ V <sub>CC</sub> - 0.2V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or V <sub>IN</sub> ≤ 0.2V, f = 0 <sup>[8]</sup>	Com'l	15		15		15	mA
			Mil/Ind			30		30	
I <sub>SB4</sub>	Standby Current (One Port CMOS Level)	One Port C <sub>EL</sub> or C <sub>ER</sub> ≥ V <sub>CC</sub> - 0.2V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.2V or V <sub>IN</sub> ≤ 0.2V, Active Port Outputs, f = f <sub>MAX</sub> <sup>[8]</sup>	Com'l	140		120		110	mA
			Mil/Ind			150		130	

**Capacitance<sup>[9]</sup>**

Parameters	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = $25^{\circ}\text{C}$ , f = 1 MHz, V <sub>CC</sub> = 5.0V	10	pF
C <sub>OUT</sub>	Output Capacitance		15	pF

**Notes:**

- Pulse width  $< 20\text{ns}$ .
- T<sub>A</sub> is the "instant on" case temperature.
- See the last page of this specification for Group A subgroup testing information.
- f<sub>MAX</sub> = 1/t<sub>RC</sub> = All inputs cycling at f = 1/t<sub>RC</sub> (except output enable). f = 0 means no address or control lines change. This applies only to inputs at CMOS level standby I<sub>SB3</sub>.
- Tested initially and after any design or process changes that may affect these parameters.




PRELIMINARY

CY7B144  
CY7B145


## AC Test Loads and Waveforms

T-46-23-12




(a) Normal Load (Load 1)

B144-4



(b) Thévenin Equivalent (Load 1)

B144-5




(c) Three-State Delay (Load 3)

B144-6




SRAMS



Load (Load 2)

B144-7



B144-8

Switching Characteristics Over the Operating Range<sup>[10,11]</sup>

Parameters	Description	7B144-15 7B145-15		7B144-25 7B145-25		7B144-35 7B145-35		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
READ CYCLE								
t <sub>RC</sub>	Read Cycle Time	15		25		35		ns
t <sub>AA</sub>	Address to Data Valid <sup>[12]</sup>		15		25		35	ns
t <sub>OHA</sub>	Output Hold From Address Change	3		3		3		ns
t <sub>ACE</sub>	$\overline{CE}$ LOW to Data Valid <sup>[12]</sup>		15		25		35	ns
t <sub>DOE</sub>	$\overline{OE}$ LOW to Data Valid <sup>[12]</sup>		10		15		20	ns
t <sub>LZOE</sub> <sup>[13]</sup>	$\overline{OE}$ Low to Low Z	3		3		3		ns
t <sub>HZOE</sub> <sup>[13]</sup>	$\overline{OE}$ HIGH to High Z		10		15		20	ns
t <sub>LZCE</sub> <sup>[13]</sup>	$\overline{CE}$ LOW to Low Z	3		3		3		ns
t <sub>HZCE</sub> <sup>[13]</sup>	$\overline{CE}$ HIGH to High Z		10		15		20	ns
t <sub>PU</sub>	$\overline{CE}$ LOW to Power-Up	0		0		0		ns
t <sub>PD</sub>	$\overline{CE}$ HIGH to Power-Down		15		25		35	ns
WRITE CYCLE								
t <sub>WC</sub>	Write Cycle Time	15		25		35		ns
t <sub>SCE</sub>	$\overline{CE}$ LOW to Write End	12		20		30		ns
t <sub>AW</sub>	Address Set-Up to Write End	12		20		30		ns
t <sub>HA</sub>	Address Hold From Write End	2		2		2		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		0		ns
t <sub>PWE</sub>	Write Pulse Width	12		20		25		ns
t <sub>SD</sub>	Data Set-Up to Write End	10		15		15		ns
t <sub>HD</sub>	Data Hold From Write End	0		0		0		ns
t <sub>HZWE</sub> <sup>[13]</sup>	R/ $\overline{W}$ LOW to High Z		10		15		20	ns
t <sub>LZWE</sub> <sup>[13]</sup>	R/ $\overline{W}$ HIGH to Low Z	3		3		3		ns
t <sub>WDD</sub>	Write Pulse to Data Delay	30			50		60	ns
t <sub>DDD</sub>	Write Data Valid to Read Data Valid	25			30		35	ns



T-46-23-12

Switching Characteristics Over the Operating Range<sup>[10,11]</sup> (continued)

Parameters	Description	7B144-15 7B145-15		7B144-25 7B145-25		7B144-35 7B145-35		Units
		Min.	Max.	Min.	Max.	Min.	Max.	
BUSYTIMING <sup>[14]</sup>								
tBLA	BUSY LOW from Address Match		15		20		20	ns
tBHA	BUSY HIGH from Address Mismatch		15		20		20	ns
tBLC	BUSY LOW from $\overline{CE}$ LOW		15		20		20	ns
tBHC	BUSY HIGH from $\overline{CE}$ HIGH		15		20		20	ns
tPS	Port Set-Up for Priority		5		5		5	ns
tWB	$\overline{WE}$ LOW after BUSY LOW		0		0		0	ns
tWH	$\overline{WE}$ HIGH after BUSY HIGH		13		20		30	ns
tBDD	BUSY HIGH to Data Valid		15		25		35	ns
INTERRUPTTIMING <sup>[14]</sup>								
tINS	INT Set Time		15		25		25	ns
tINR	INT Reset Time		15		25		25	ns
SEMAPHORETIMING								
tSOP	SEM Flag Update Pulse ( $\overline{OE}$ or SEM)	10		10		15		ns
tSWRD	SEM Flag Write to Read Time	5		5		5		ns
tSPS	SEM Flag Contention Window	5		5		5		ns

## Notes:

10. See the last page of this specification for Group A subgroup testing information.

11. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>O</sub>/I<sub>OH</sub> and 30 pF load capacitance.12. AC test conditions use V<sub>OH</sub> = 1.6V and V<sub>OL</sub> = 1.4V.

13. Test conditions used are Load 3.

14. Test conditions used are Load 2.




PRELIMINARY

CY7B144  
CY7B145

## Switching Waveforms



T-46-23-12

Read Cycle No. 1[19, 20]



SRAMs

Read Cycle No. 2[17, 18, 19]

Read Timing with Port-to-Port Delay ( $M/\bar{S} = L$ )[15, 16]

## Notes:

15.  $BUSY = HIGH$  for the writing port.
16.  $\overline{CE}_L = \overline{CE}_R = LOW$ .
17. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.
18.  $\overline{CE}_L = L$ ,  $\overline{SEM} = H$  when accessing RAM.  $\overline{CE} = H$ ,  $\overline{SEM} = L$  when accessing semaphores.
19.  $R/\overline{W}$  is HIGH for read cycle.
20. Device is continuously selected  $\overline{CE} = LOW$  and  $\overline{OE} = LOW$ . This waveform cannot be used for semaphore reads.




PRELIMINARY


CY7B144  
CY7B145

## Switching Waveforms (continued)

T-46-23-12

Write Cycle No. 1:  $\overline{OE}$  Three-State Data I/Os (Either Port)<sup>[21, 22, 24]</sup>

B144-12

Write Cycle No. 2:  $\overline{R/\overline{W}}$  Three-State Data I/Os (Either Port)<sup>[21, 23, 24]</sup>

B144-13

## Notes:

21. The internal write time of the memory is defined by the overlap of  $\overline{CE}$  or  $\overline{SEM}$  LOW and  $\overline{R/\overline{W}}$  LOW. Both signals must be LOW to initiate a write, and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
22. If  $\overline{OE}$  is LOW during a  $\overline{R/\overline{W}}$  controlled write cycle, the write pulse width must be the larger of  $t_{PWE}$  or  $(t_{HZWE} + t_{SD})$  to allow the I/O drivers to turn off and data to be placed on the bus for the required  $t_{SD}$ . If  $\overline{OE}$  is HIGH during a  $\overline{R/\overline{W}}$  controlled write cycle (as in this example), this requirement does not apply and the write pulse can be as short as the specified  $t_{PWE}$ .
23. Data I/O pins enter high impedance when  $\overline{OE}$  is held LOW during write.
24.  $\overline{R/\overline{W}}$  must be HIGH during all address transitions.




PRELIMINARY

CY7B144


CY7B145

## Switching Waveforms (continued)

T-46-23-12

Semaphore Read After Write Timing, Either Side<sup>[28]</sup>

B144-15

Semaphore Contention<sup>[25, 26, 27]</sup>

B144-14

## Notes:

25.  $I/O_{0R} = I/O_{0L} = \text{LOW}$  (request semaphore);  $\overline{CE}_R = \overline{CE}_L = \text{HIGH}$   
 26. Semaphores are reset (available to both ports) at cycle start.  
 27. If  $t_{SPS}$  is violated, the semaphore will definitely be obtained by one side or the other, but there is no guarantee which side will control the semaphore.  
 28.  $\overline{CE} = \text{HIGH}$  for the duration of the above timing (both write and read cycle).






PRELIMINARY

CY7B144  
CY7B145


Switching Waveforms (continued)

T-46-23-12

Read with  $\overline{\text{BUSY}}$  ( $\text{M}/\overline{\text{S}}=\text{HIGH}$ )<sup>[16]</sup>



Write Timing with Busy Input ( $\text{M}/\overline{\text{S}}=\text{LOW}$ )






PRELIMINARY


CY7B144  
CY7B145

## Switching Waveforms (continued)

T-46-23-12

Busy Timing Diagram No. 1 ( $\overline{CE}$  Arbitration)<sup>[29]</sup> $\overline{CE}_L$  Valid First:

B144-20

 $\overline{CE}_R$  Valid First:


B144-21



SRAMS


Busy Timing Diagram No. 2 (Address Arbitration)<sup>[29]</sup>

Left Address Valid First:



B144-18

Right Address Valid First:



B144-19

Notes:

29. If  $t_{PS}$  is violated, the busy signal will be asserted on one side or the other, but there is no guarantee on which side  $BUSY$  will be asserted.
30.  $t_{HA}$  depends on which enable pin ( $\overline{CE}_L$  or  $R/\overline{WL}$ ) is deasserted first.
31.  $t_{INS}$  or  $t_{INR}$  depends on which enable pin ( $\overline{CE}_L$  or  $R/\overline{WL}$ ) is asserted last.



CYPRESS  
SEMICONDUCTOR


PRELIMINARY

Switching Waveforms (continued)

T-46-23-12


Interrupt Timing Diagrams

Left Side Sets  $\overline{INT}_R$ :




B144-22

Right Side Clears  $\overline{INT}_R$ :




B144-23

Right Side Sets  $\overline{INT}_L$ :



B144-24

Left Side Clears  $\overline{INT}_L$ :



B144-25



T-46-23-12

PRELIMINARY

CY7B144  
CY7B145

## Architecture

The CY7B144/5 consists of an array of 8K words of 8/9 bits each of dual-port RAM cells, I/O and address lines, and control signals ( $\overline{CE}$ ,  $\overline{OE}$ ,  $\overline{R/W}$ ). These control pins permit independent access for reads or writes to any location in memory. To handle simultaneous writes/reads to the same location, a  $\overline{BUSY}$  pin is provided on each port. Two interrupt ( $\overline{INT}$ ) pins can be utilized for port-to-port communication. Two semaphore ( $\overline{SEM}$ ) control pins are used for allocating shared resources. With the  $\overline{M/S}$  pin, the CY7B144/5 can function as a Master ( $\overline{BUSY}$  pins are outputs) or as a slave ( $\overline{BUSY}$  pins are inputs). The CY7B144/5 has an automatic power-down feature controlled by  $\overline{CE}$ . Each port is provided with its own output enable control ( $\overline{OE}$ ), which allows data to be read from the device.

## Functional Description

### Write Operation

Data must be set up for a duration of  $t_{SD}$  before the rising edge of  $\overline{R/W}$  in order to guarantee a valid write. A write operation is controlled by either the  $\overline{OE}$  pin (see Write Cycle No.1 waveform) or the  $\overline{R/W}$  pin (see Write Cycle No.2 waveform). Data can be written to the device  $t_{HZOE}$  after the  $\overline{OE}$  is deasserted or  $t_{HZWR}$  after the falling edge of  $\overline{R/W}$ . Required inputs for non-contention operations are summarized in Table 1.

If a location is being written to by one port and the opposite port attempts to read that location, a port-to-port flowthrough delay must be met before the data is read on the output. Data will be valid on the port wishing to read the location  $t_{DDP}$  after the data is presented on the other port.

### Read Operation

When reading the device, the user must assert both the  $\overline{OE}$  and  $\overline{CE}$  pins. Data will be available  $t_{ACE}$  after  $\overline{CE}$  or  $t_{DOE}$  after  $\overline{OE}$  are asserted. If the user of the CY7B144/5 wishes to access a semaphore flag, then the  $\overline{SEM}$  pin must be asserted instead of the  $\overline{CE}$  pin.

### Interrupts

The interrupt flag ( $\overline{INT}$ ) permits communications between ports. When the left port writes to location 1FFF, the right port's interrupt flag ( $\overline{INT}_R$ ) is set. This flag is cleared when the right port reads that same location. Setting the left port's interrupt flag ( $\overline{INT}_L$ ) is accomplished when the right port writes to location 1FFE. This flag is cleared when the left port reads location 1FFE. The message at 1FFF or 1FFE is user-defined. See Table 2 for input requirements for  $\overline{INT}$ .  $\overline{INT}_R$  and  $\overline{INT}_L$  are push-pull outputs and do not require pull-up resistors to operate.

### Busy

The CY7B144/5 provides on-chip arbitration to alleviate simultaneous memory location access (contention). If both ports'  $\overline{CE}$ s are asserted or an address match occurs within  $t_{ps}$  of each other the Busy logic will determine which port has access. If  $t_{ps}$  is violated, one port will definitely gain permission to the location, but it is not guaranteed which one.  $\overline{BUSY}$  will be asserted  $t_{BLA}$  after an address match or  $t_{BLC}$  after  $\overline{CE}$  is taken LOW.  $\overline{BUSY}_L$  and  $\overline{BUSY}_R$  in master mode are push-pull outputs and do not require pull-up resistors to operate.

### Master/Slave

An  $\overline{M/S}$  pin is provided in order to expand the word width by configuring the device as either a master or a slave. The  $\overline{BUSY}$  output of the master is connected to the  $\overline{BUSY}$  input of the slave. This will allow the device to interface to a master device with no external components. Writing of slave devices must be delayed until after the  $\overline{BUSY}$  input has settled. Otherwise, the slave chip may begin a

write cycle during a contention situation. When presented a HIGH input, the  $\overline{M/S}$  pin allows the device to be used as a master and therefore the  $\overline{BUSY}$  line is an output.  $\overline{BUSY}$  can then be used to send the arbitration outcome to a slave.

### Semaphore Operation

The CY7B144/5 provides eight semaphore latches which are separate from the dual-port memory locations. Semaphores are used to reserve resources that are shared between the two ports. The state of the semaphore indicates that a resource is in use. For example, if the left port wants to request a given resource, it sets a latch by writing a 0 to a semaphore location. The left port then verifies its success in setting the latch by reading it. After writing to the semaphore,  $\overline{SEM}$  or  $\overline{OE}$  must be deasserted for  $t_{SDP}$  before attempting to read the semaphore. The semaphore value will be available  $t_{SWRD} + t_{DOE}$  after the rising edge of the semaphore write. If the left port was successful (reads a 0), it assumes control over the shared resource, otherwise (reads a 1) it assumes the right port has control and continues to poll the semaphore. When the right side has relinquished control of the semaphore (by writing a 1), the left side will succeed in gaining control of the semaphore. If the left side no longer requires the semaphore, a 1 is written to cancel its request.

Semaphores are accessed by asserting  $\overline{SEM}$  LOW. The  $\overline{SEM}$  pin functions as a chip enable for the semaphore latches ( $\overline{CE}$  must remain HIGH during  $\overline{SEM}$  LOW).  $A_0-2$  represents the semaphore address.  $\overline{OE}$  and  $\overline{R/W}$  are used in the same manner as a normal memory access. When writing or reading a semaphore, the other address pins have no effect.

When writing to the semaphore, only  $I/O_0$  is used. If a 0 is written to the left port of an unused semaphore, a 1 will appear at the same semaphore address on the right port. That semaphore can now only be modified by the side showing 0 (the left port in this case). If the left port now relinquishes control by writing a 1 to the semaphore, the semaphore will be set to 1 for both sides. However, if the right port had requested the semaphore (written a 0) while the left port had control, the right port would immediately own the semaphore as soon as the left port released it. Table 3 shows sample semaphore operations.

When reading a semaphore, all eight data lines output the semaphore value. The read value is latched in an output register to prevent the semaphore from changing state during a write from the other port. If both ports attempt to access the semaphore within  $t_{ps}$  of each other, the semaphore will definitely be obtained by one side or the other, but there is no guarantee which side will control the semaphore.

Table 1. Non-Contending Read/Write

Inputs				Outputs	Operation
$\overline{CE}$	$\overline{R/W}$	$\overline{OE}$	$\overline{SEM}$	$I/O_0-7$	
H	X	X	H	High Z	Power-Down
H	H	L	L	Data Out	Read Data in Semaphore
X	X	H	X	High Z	I/O lines Disabled
H	$\downarrow$	X	L	Data In	Write to Semaphore
L	H	L	H	Data Out	Read
L	L	X	H	Data In	Write
L	X	X	L		Illegal Condition



SRAMS



T-46-23-12

PRELIMINARY

CY7B144

CY7B145

Table 2. Interrupt Operation Example (assumes  $\text{BUSY}_L = \text{BUSY}_R = \text{HIGH}$ )

Function	Left Port					Right Port				
	R/W	CE	OE	A <sub>0-12</sub>	INT	R/W	CE	OE	A <sub>0-12</sub>	INT
Set Left INT	X	X	X	X	L	L	L	X	1FFE	X
Reset Left INT	X	L	L	1FFE	H	X	L	L	X	X
Set Right INT	L	L	X	1FFF	X	X	X	X	X	L
Reset Right INT	X	X	X	X	X	X	L	L	1FFF	H

Table 3. Semaphore Operation Example

Function	I/O 0 Left	I/O 0 Right	Status
No action	1	1	Semaphore free
Left port writes semaphore	0	1	Left port obtains semaphore
Right port writes 0 to semaphore	0	1	Right side is denied access
Left port writes 1 to semaphore	1	0	Right port is granted access to semaphore
Left port writes 0 to semaphore	1	0	No change. Left port is denied access
Right port writes 1 to semaphore	0	1	Left port obtains semaphore
Left port writes 1 to semaphore	1	1	No port accessing semaphore address
Right port writes 0 to semaphore	1	0	Right port obtains semaphore
Right port writes 1 to semaphore	1	1	No port accessing semaphore
Left port writes 0 to semaphore	0	1	Left port obtains semaphore
Left port writes 1 to semaphore	1	1	No port accessing semaphore

## Ordering Information

Speed (ns)	Ordering Code	Package Type	Operating Range
15	CY7B144-15GC	G68	Commercial
	CY7B144-15JC	J81	
	CY7B144-15LC	L81	
25	CY7B144-25GC	G68	Commercial
	CY7B144-25JC	J81	
	CY7B144-25LC	L81	
	CY7B144-25JI	J81	Industrial
	CY7B144-25GMB	G68	Military
	CY7B144-25LMB	L81	
35	CY7B144-35GC	G68	Commercial
	CY7B144-35JC	J81	
	CY7B144-35LC	L81	
	CY7B144-35JI	J81	Industrial
	CY7B144-35GMB	G68	Military
	CY7B144-35LMB	L81	

Speed (ns)	Ordering Code	Package Type	Operating Range
15	CY7B145-15GC	G68	Commercial
	CY7B145-15JC	J81	
	CY7B145-15LC	L81	
25	CY7B145-25GC	G68	Commercial
	CY7B145-25JC	J81	
	CY7B145-25LC	L81	
	CY7B145-25JI	J81	Industrial
	CY7B145-25GMB	G68	Military
	CY7B145-25LMB	L81	
35	CY7B145-35GC	G68	Commercial
	CY7B145-35JC	J81	
	CY7B145-35LC	L81	
	CY7B145-35JI	J81	Industrial
	CY7B145-35GMB	G68	Military
	CY7B145-35LMB	L81	



PRELIMINARY

CY7B144  
CY7B145MILITARY SPECIFICATIONS  
Group A Subgroup Testing

T-46-23-12

## DC Characteristics

Parameters	Subgroups
V <sub>OH</sub>	1, 2, 3
V <sub>OL</sub>	1, 2, 3
V <sub>IH</sub>	1, 2, 3
V <sub>IL</sub> Max.	1, 2, 3
I <sub>Ix</sub>	1, 2, 3
I <sub>OZ</sub>	1, 2, 3
I <sub>OS</sub>	1, 2, 3
I <sub>CC</sub>	1, 2, 3
I <sub>SB1</sub>	1, 2, 3
I <sub>SB2</sub>	1, 2, 3
I <sub>SB3</sub>	1, 2, 3
I <sub>SB4</sub>	1, 2, 3

## Switching Characteristics

Parameters	Subgroups
READ CYCLE	
t <sub>RC</sub>	7, 8, 9, 10, 11
t <sub>AA</sub>	7, 8, 9, 10, 11
t <sub>OHA</sub>	7, 8, 9, 10, 11
t <sub>ACE</sub>	7, 8, 9, 10, 11
t <sub>DOE</sub>	7, 8, 9, 10, 11
WRITE CYCLE	
t <sub>WC</sub>	7, 8, 9, 10, 11
t <sub>SCE</sub>	7, 8, 9, 10, 11
t <sub>AW</sub>	7, 8, 9, 10, 11
t <sub>HA</sub>	7, 8, 9, 10, 11
t <sub>SA</sub>	7, 8, 9, 10, 11
t <sub>PWE</sub>	7, 8, 9, 10, 11
t <sub>SD</sub>	7, 8, 9, 10, 11
t <sub>HD</sub>	7, 8, 9, 10, 11
BUSY/INTERRUPT TIMING	
t <sub>BLA</sub>	7, 8, 9, 10, 11
t <sub>BHA</sub>	7, 8, 9, 10, 11
t <sub>BLC</sub>	7, 8, 9, 10, 11
t <sub>BHC</sub>	7, 8, 9, 10, 11
t <sub>PS</sub>	7, 8, 9, 10, 11
t <sub>INS</sub>	7, 8, 9, 10, 11
t <sub>INR</sub>	7, 8, 9, 10, 11
BUSY TIMING	
t <sub>WB</sub>	7, 8, 9, 10, 11
t <sub>WH</sub>	7, 8, 9, 10, 11
t <sub>BDD</sub>	7, 8, 9, 10, 11
t <sub>DDD</sub>	7, 8, 9, 10, 11
t <sub>WDD</sub>	7, 8, 9, 10, 11

SRAMS

Document #: 38-00163-B