
## NMB Semiconductor


AAA2800 Static Column Decode Mode CMOS 256K×1 Dynamic RAM

#### **FEATURES**

- 262,144 words x 1 bit organization
- Ultra high speed, 60, 70, 80, 100 ns RAS access times over full V<sub>CC</sub> (4.5V to 5.5V) and temperature (0°C to 70°C) ranges
- Eliminates traditional DRAM multiplexed address timing constraints
- Advanced field shield isolated
   CMOS process optimized for speed
- Inputs and outputs are CMOS and TTL compatible
- Extended RAS active time to facilitate multiple accesses within a row
- Low power (CMOS input levels)
  Standby: 12.5 mW
  Active: 275 mW at 100ns
  access time
- 4.4 ms, 256 cycle refresh
- Single 5V ± 10% supply
- JEDEC standard pinout
- CAS-before-RAS refresh as well as RAS-Only refresh



PLASTIC PACKAGE



CERAMIC SIDEBRAZED PACKAGE



PALSTIC LEADED CHIP CARRIER

#### DESCRIPTION


The AAA2800 is a 256K x 1 Dynamic RAM product designed and processed for ultra high performance. The AAA2800 is fabricated with advanced CMOS technology resulting in high speed, low power and extremely wide operating margins.

The AAA2800 features a Static Column Decode mode of operation, its static column-circuitry can keep the row operation dynamic while control the power consumed in the static circuitry and realize the low power dissipation.

The AAA2800 chip design uses asynchronous column address decoding as well as on-chip transparent row address latch which permits an extremely short row address capture time (4ns; 2ns set-up and 2ns hold). This relieves the system designer of the constraint of timing overhead associated with address multiplexing, and makes it possible to achieve system RAS access times as fast as 60 ns which allows interfacing to the next generation of high speed microprocessors.

The AAA2800 is a cost effective VLSI DRAM for applications that demand high density, reliability, high performance and wide operating margins.

#### **PIN CONFIGURATION**




#### PIN NAMES


A0-A8	ADDRESS INPUTS
CAS	COLUMN ADDRESS STROBE
RAS	ROW ADDRESS STROBE
Din	DATA IN
Dout	DATA OUT
WE	WRITE ENABLE
Vcc	+5V SUPPLY INPUT
Vss	GROUND

www.DataSheet4U.com

#### **LOGIC SYMBOL**

#### **BLOCK DIAGRAM**





#### **ABSOLUTE MAXIMUM RATINGS\***

RATING	SYMBOL	VALUE	UNIT
Voltage on V <sub>CC</sub> Relative to V <sub>SS</sub>	V <sub>CC</sub> Vin, Vout	-1 to 7	V
Storage Temperature (Ceramic)	Tstg 1	-65 to 150	°C
Storage temperature (Plastic)	Tstg 2	-55 to 125	°C
Power Dissipation	Pd	1.0	W
Data out Current (Short Circuit)	lout	50	mA.

\* Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### DC OPERATING CONDITIONS 8.6

SYMBOL	PARAMETER	MIN	NOM	MAX	UNITS	NOTES
Vcc	Supply Voltage	4.5	5.0	5.5	V	
Vss	Supply Voltage		0		V	
VIH	Logic "1" Voltage	2.4		6.5	٧	
VIL	Logic "0" Voltage	<b> 1.0</b>		0.8	V	
TA	Ambient Operating Temperature	0		70	°C	Still Air

#### Note:

- a: All voltage values in this data sheet are with respect to Vss.
- b: After power-up, a pause of 1 ms followed by eight initialization memory cycles is required to achieve proper device operation.

Any interval greater than 4.4ms with RAS inactivity requires eight reinitialization cycles to achieve proper device operation.

### DC ELECTRICAL CHARACTERISTICS (0°C $\leq$ T<sub>A</sub> $\leq$ 70°C, V<sub>CC</sub> = 5.0V $\pm$ 10%)

SYMBOL		PARAMETER		MIN	MAX	UNIT	NOTES
			2800-06		75	mA	
		supply Operating Current	2800-07		70	mA	1
lcc1	(HAS, CAS, Addre	ess Cycling; $t_{RC} = t_{RCmin}$ )	2800-08	_	65	. mA	a
ž.			2800-10		55	. mA	•
		All Inputs Stable at CMOS Levels, RAS	$\bar{s} \ge (V_{CC} - 0.4V)$		2.5	mA	b
		$\overline{RAS} = \overline{CAS} = V_{IH}, D_{OUT} = HiZ$		_	3.0	mA	
		RAS = VIH, CAS = VIL, DOUT = Enabl	е	-	3.0	mA	
la a a	Standby Owner	All Inputs Stable at TTL Levels, RAS≥	2.4V		4.5	mA	
ICC2	Standby Current	All Inputs Toggling Between CMOS Le 6.25 MHZ, RAS ≥ (V <sub>CC</sub> - 0.4V)	vels at	_	4.0	mA	b
		All Inputs (Except RAS) Toggling Between TTL Levels at 6.25 MHz	•	<del>-</del>	5,5	mA	
			2800-06		65	mA	
loss	RAS Only Refresh Current (RAS Cycling, CAS = V <sub>IH</sub> ; t <sub>RC</sub> = t <sub>RCmin</sub> )		2800-07		60	mA	С
lcc3			2800-08	·	55	mA	
			2800-10	_	45	mA	1
			2800-06	_	35	mA	
Icc4		upply Current for Static column mode	2800-07	_	30	mA	
1004	(trsc = twsc, bot	h at minimum)	2800-08		27	mA	a
			2800-10	_	25	mA	
			2800-06		65	mA	
Icce	CAS Before RAS		2800-07	-	60	mA	_
1008	(RAS, CAS Cyclin	g; trc = trcmin)	2800-08		55	mA	С
			2800-10	-	45	mA	
ILI	Input Leakage Cu	rrent (Any Input), $0V \le V_{IN} \le 5.5V$ , other	rs = 0V	- 10	10	μΑ	
lLO	Output Leakage, I	D <sub>OUT</sub> = HiZ, 0V ≤ V <sub>OUT</sub> ≤5.5V		-10	10	μА	
VoH	Output High Volta	ge, I <sub>O</sub> = -5.0mA		2.4		V	
VoL	Output Low Voltage	ge, I <sub>O</sub> = 5.0mA			0.4	V	-

#### Notes:

- a. Icc is dependent on output loading and cycle rates. Specified values are obtained with output open.
- b. CMOS levels are defined as V<sub>IH</sub> (min)  $\geq$  (V<sub>CC</sub> 0.4V) and V<sub>IL</sub> (max)  $\leq$  0.4V.

TTL levels are defined as  $V_{IH}$  (min)  $\geq 2.4 V$  and  $V_{IL}$  (max) $\leq 0.8 V$ .

c. Icc is dependent on cycle rates.

#### **AC TEST CONDITIONS**

Input Pulse Levels	0 to 3V
Input Rise and Fall Times 3ns between	0.8 and 2.4V
Input Timing Reference Levels	0.8 and 2.4V
Output Timing Reference Levels	0.8 and 2.4V
Output Load Equivalent to 2 TTL Load	ds and 50pF

#### **CAPACITANCE**

4	SYMBOL	PARAMETER	MAX	UNITS	COND
	CIN	RAS, CAS, WE	6	pF	а
	C <sub>IN</sub>	Input Cap. Addresses	5	ρF	а
	Соит	Output Cap.	7.	pF	a,b

#### Note:

- a: Capacitance measured with Boonton Meter
- b: CAS = V<sub>IH</sub> to disable D<sub>OUT</sub>

## T-46-23-15

## AC OPERATING CONDITIONS (0°C $\leq$ $T_{A}$ $\leq$ 70°C, $V_{CC}$ = 5V $\pm$ 10%)

		SYM	BOL	280	0-06	280	0-07	280	0-08	2800	800-10			
NO.	PARAMETER	JEDEC	STD			-	MAX				_	UNIT	NOTES	
. 1	Column Address Set-Up (Early Write)	tAVCL2	tasc	0		0		0		0		ns	С	
2	Row Address Set-Up	tAVRL2	tASR	2		2		2		2		ns		
3	Column Address to WE Delay	tAVWL2	tAWD	32		35		40		45		ns	c.g	
4	Output Turn-Off Delay	tCH2QZ	toff		17		18		19	-	21	ns	а	
5	CAS to RAS Precharge	tCH2RL2	tCRP	3		3		3		3		ns		
6	Read Command Hold Time (Reference CAS)	tCH2WX	trch	0		0		0		0	1,	ns	b	
7	Column Address Hold (Early Write)	tCL1AX	tCAH	6		7		8		9		ńs	Ċ	
8	CAS Pulse Width (Read)	tCL1CH1	tcas	11		12		14		16		ns		
9	CAS Pulse Width (Write)	tGL1CH1	tCAS	5		5		5		5		ns		
10	Data-In Hold Time from CAS (Early Write)	tCL1DX	ton	6		7		8		9		ns	С	
11	CAS Access	tCL1QV	tCAC		11		12		13		16	ns		
12	RAS Hold Time	tCL1RH1	trsh	15		18		20		25		ns		
13	CAS Setup Time (CAS Before RAS Refresh)	tCL1RL2	tcsn	2		2		2		2		ns		
14	CAS Write Hold (Reference CAS)	tCL1WH1	twcH	5		5		5		5		ns		
15	CAS to WE Delay (Read-Modify-Write)	tCL1WL2	tcwd	11		12		13		16		ns	d	
16	Data Set-Up (Early Write)	tDVCL2	tos	0	•	0		0		0		ns	С	
17	Data Set-Up (Late Write)	tDVWL2	tos	0		0		0		0		ns	C	
18	RAS to Column Address Hold Time	tRH2AX	tan	0		0		0		0		ns	,	
19	RAS Precharge	tRH2RL2	tap	55		65		75		80		ns		
20	Read Command Hold (Reference RAS)	tRH2WX	†RRH	0		0		0		0		ns	b	
21	Column Address Hold (Reference RAS)	t <sub>RL1AX</sub>	tAR	40		43		45		50		ns		
22	Row Address Hold	tRL1AX	trah	2		2		2		2		ns		
23	CAS Hold ( CAS-Before-RAS)	tRL1CH1	tCHR	2		2	<u> </u>	2		2		ns		
24	CAS Hold Time (Early Write)	tRL1CH1	tcsH	40	,	43		45		50		ns		
25	RAS to CAS Delay	tRL1CL1	tRCD	4	45	4	55	4	65	4	80	ns		
26	Data in Hold Time from RAS	tRL1DX	tohr	40		43		45		50		ns		
27	RAS Access	t <sub>RL1QV</sub>	trac		60		70		80		100	ns		
28	RAS Pulse Width	tRL1RH1	tras	60	10 <sup>5</sup>	65	10 <sup>5</sup>	70	105	90	10 <sup>5</sup>	ns		
29	Write Command Hold (Reference RAS)	tRL1WH1	twon	40		43	-	45	-	50		ns		
30	RAS to WE Delay (Read-Modify-Write)	t <sub>RL1WL2</sub>	tRWD	60		70		80		100		ns	d	
31	Random Read-Write Cycle	IRL2RL2	tRC	121		136		151		176		ns		
32	Read Command Set-Up	tWH2CL2	trics	0		0		0		0		ns	d	
33	Write Command to CAS Lead	tWL1CH1	tcwL	5	<u> </u>	5		5		5		ns		
34	Early Write WE Set-Up	twL1CL2	twcs	0		-0		Ō		0		ns	d	
35	Data-In Hold (Late Write)	tWL1DX	ton	5	<u>.</u>	6		7		8		пѕ	С	
36	Write Command to RAS Lead	twL1RH1	tRWL	13		15		17	ļ	22		ns		
37	Write Pulse	twL1WH1	twp	5		5		5		5		пŝ		
38	Refresh Period	tREF	tREF		4.4	<u> </u>	4.4		4.4	<u> </u>	4.4	ms		
39	Transition Time (Rise and Fall)	ŧτ	tŢ	2	50	2	50	2	50	2	50	ns	e.f	
40	Output Hold from WE	twLiox	tonw	5		5		5		5	<u> </u>	ns		
41	Column Address Access	tAVQV	taa		32		35		40		45	ns	d	
42	Static Column Mode Read Cycle Time	tavav	trsc	35		40		45		50		ns		
43	Output Hold from Address	taxox	toha	5		5		5		5		ns		
44	CAS Precharge	tCH2CL2	tcp	5		5		5		5		ns		
45	Write Precharge	twH2WL2	: twi	5		5		5		5	L	ns		


#### AC OPERATING CONDITIONS (0°C $\leq$ T<sub>A</sub> $\leq$ 70°C, V<sub>CC</sub> = 5V $\pm$ 10%)

110		SYMI	BOL	2800-06		2800-07		2800-08		2800-10		UNIT	NOTES
NO.	PARAMETER	JEDEC	STD	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	NOTES
46	Column Address to WE Hold Time	tWL1AX	tAWH	7		7		7		7		ns	С
47	Static Column Mode Write Cycle Time	tWL1WL1	twsc	35		38		40		45		ns	
48	RAS to Column Address Delay Time	tRL1AV	tRAD	4	28	4	35	4	40	4	55	ns	h
49	RMW Cycle Time	tRL2RL2	tRWC	134		151		168		198		ns	
50	Output Data Hold Time from CAS	tcH1QX	ton	2		2		2		2	·	ns	
51	CAS Hold time (Read)	tRL1CH1	tcsn	60		70	L	80	<u> L</u>	100		ns	
52	RAS Precharge · CAS Hold Time	tRH2CL2	tRPC_	0		0		0		0		ns	
53	Write Read Access Time	tWL1QV	twra		55		65		74_	<u> </u>	92	. ns	
54	Write Precharge Access Time	twH2QVN	twpa		11		12		13		14	ns	
55	Column Address · WE Set Up Time	tAVWL2	taws	0		0		Ó		0		ns	
56	Write Command Hold (Reference CAS)	tCH2WH1	twnc	0		0	<u> </u>	0	l	0		ns	


#### Notes:

- a. toff is defined as the time at which the output achieves the open circuit condition.
- b. Either t<sub>CH2WX</sub> or t<sub>RH2WX</sub> must be satisfied for a Read cycle
- c. Address and data set-up and hold times referenced to CAS (taycl2, t<sub>CL1AX</sub>, t<sub>DVCL2</sub>, and t<sub>CL1DX</sub>) are restrictive parameters for Early-Write operations only. Address and data set-up and hold times referenced to WE (taywl2, t<sub>DWCL2</sub>, and twl1DX) are restrictive parameters for Read-Modify-Write cycle operations.
- d. t<sub>WH2CL2</sub>, t<sub>CL1WL2</sub>, and t<sub>RL1WL2</sub> are restrictive operating parameters in Read-Write and Read-Modify-Write cycles only. If t<sub>WL1CL2</sub> ≥ t<sub>WL1CL2</sub> (min) the cycle is an Early-Write cycle and data will remain open circuit unless WE goes high while CAS and RAS are both low.
  - If  $t_{WH2CL2} \ge t_{WH2CL2}$  (min),  $t_{RL1WL2} \ge t_{RL1WL2}$  (min), and  $t_{AVQV} \ge t_{AVQV}$  (min) the cycle is a Read-Write and the data outut will contain data read from the selected cell.
  - If neither of the above conditions is met, the conditions of the data out is indeterminate at access time and remains so until either  $\overline{\text{CAS}}$  or  $\overline{\text{WE}}$  returns to  $V_{\text{IH}}$ .
- e. The transition time specification applies for all input signals.
  - In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
  - Transition time is measured between V<sub>IL</sub> (max) and V<sub>IH</sub> (min).
- f. 3ns rise and fall times (t<sub>T</sub>) are used for cycle time specifications.
- g. taywi2 is restrictive parameter for Read-Modify write cycles when read access prior to write is required.
- h. Operation within the t<sub>RL1AV</sub> (max) limit insures that t<sub>RL1AV</sub> (max) can be met. t<sub>RL1AV</sub> (max) is specified as a reference point only. If t<sub>RL1AV</sub> is greater than the specified t<sub>RL1AV</sub> (max) limit, then the access time is controlled by t<sub>AVQV</sub> and t<sub>CL1QV</sub>.
- t<sub>RL1CL1</sub> (max) is specified for reference only. Operation within t<sub>RL1CL1</sub> (max) and t<sub>RL1AV</sub> (max) limit insure that t<sub>RL1QV</sub> (max), t<sub>AVQV</sub> (max) can be met. If t<sub>RL1CL1</sub> is greater than the specified t<sub>RL1CL1</sub> (max) then the access time is controlled by t<sub>AVQV</sub> and t<sub>CL1QV</sub>.


#### **READ CYCLE**




#### **EARLY-WRITE CYCLE**




#### LATE WRITE/READ-MODIFY-WRITE CYCLE




#### STATIC COLUMN MODE READ CYCLE



### STATIC COLUMN MODE WRITE CYCLE (WE CONTROL)




#### STATIC COLUMN MODE WRITE CYCLE (CAS CONTROL)




T-46-23-15 CMOS DRAM AAA2800


#### STATIC COLUMN MODE LATE WRITE/READ-MODIFY-WRITE CYCLE



### RAS-ONLY REFRESH [CAS ≥ VIH (MIN)]



#### **CAS-BEFORE-RAS REFRESH**



T-46-23-15

#### STATIC COLUMN DECODE MODE TIMING INFORMATION

All cycles of the AAA2800 are initiated by a high-to-low transition of RAS. For Read, Write, Read-Modify-Write, or RAS-Only refresh cycles, the high-to-low transition of RAS causes the state of the 9 external address lines (A<sub>0</sub> through A<sub>8</sub>) to be latched. Eight of the nine address bits are decoded to select one of 256 rows. The ninth row address bit (A<sub>8</sub>) is saved and becomes part of the ten bit column address which selects one of the 1024 column locations. The AAA2800 uses a transparent latch to capture the row addresses which permits an extremely short capture time for the row addresses with only a 2ns set-up and 2ns hold required. After the short row address capture time has been satisfied, the 9 external address lines can be changed to the column address. Since column address decoding on the AAA2800 is static (asynchronous or ripple-through), no address strobes are required to select 1 bit location out of the 512 column locations within the selected row address field. However, after the high-to-low transition RAS, the state of CAS and WE determine whether the cycle is a Read, Wite, Read-Modify-Write, or a RAS-Only refresh cycle.

#### **Read Cycle**

A read cycle is performed on one or more memory locations if WE is high while both RAS and CAS are low. With RAS and CAS low while WE is high, the output will reflect the contents of the cell addressed by the 9 latched row addresses and the current 9 column addresses provided that all read cycle timing conditions have been satisfied. Asynchronous page operations, where more than one location can be accessed during a single RAS active cycle, can be executed by simply changing the column address whenever a new bit within the present page (defiend by the 9 latched row addresses) is being accessed. It is not necessary to toggle CAS in order to perform static column decode mode read operations, but CAS can be toggled, if desired, for the purpose of enabling or disabling the data output buffers.

#### **Write Cycle**

The AAA2800 will perform three types of write cycles: Early-Write, Late-Write, and Read-Modify-Write. A write cycle is initiated when WE, CAS and RAS are low. If WE goes low prior to CAS going low, an Early-Write cycle is executed. Early-Write cycles are initiated by the falling edge of CAS with set-up and hold times for both data-in and column addresses (Column addresses latched during Write cycles to provide additional noise immunity as well as allow pipelined write operations.) being reference to the falling edge of CAS. During Early-Write cycles, the data out will remain open (high impedance state) as long as WE remains low.

If CAS goes low to WE going low, a Late-Write is executed. Late-Write cycles are initiated by the falling edge of WE with the set-up and hold times for both data-in and column addresses being referenced to the falling edge of WE. Prior to the WE control input being asserted for a Late-Write cycle, all the input conditions for a read operation are satisfied (RAS and CAS are both low and WE is high). If WE is asserted after a valid read access occurs, the operation is called a Read-Modify-Write cycle. During a Read-Modify-Write cycle, the data-out will reflect the contents of the addressed cell before it was written until RAS, CAS and WE go high. A Late-Write cycle where WE is brought low prior to output data accessing will result an indeterminate data output state, but whatever state was present at the time WE goes low will be latched until RAS, CAS or WE goes high.

#### **Refresh Cycles**

Dynamic RAMs retain data by storing charge on a capacitor. Since the charge will leak away over a period of time, it is necessary to access the data in the cell (capacitor) periodically in order to fully restore the stored charge while it is still at a sufficiently high level to be properly detected. For the AAA2800, and  $\overline{RAS}$  sequence will fully refresh all storage cells within the single row addressed. To ensure that all cells remain sufficiently refreshed, all 256 rows (all binary combinations of address bits A<sub>0</sub> through A<sub>7</sub>) must be refreshed every 4.4ms.

The addressing of the rows for refresh may be sourced either externally or internally. If the refresh row addresses are to be provided from an external source, CAS must be high when RAS goes low. If CAS is high when RAS goes low, and type of cycle (Read, Write, Read-Modify-Write, or RAS-Only) will cause the externally addressed row to be refreshed.

If  $\overline{\text{CAS}}$  is low when  $\overline{\text{RAS}}$  falls, the AAA2800 will use an internal 8-bit counter as the source of the row addresses and will ignore  $\overline{\text{WE}}$  and the external address inputs.  $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$  refresh mode is a refresh-only mode. Also,  $\overline{\text{CAS}}$ -Before- $\overline{\text{RAS}}$  refresh does not cause device selection and the state of the data-out will remain unchanged as long as  $\overline{\text{CAS}}$  remains low.

#### **APPLICATION**

To ensure proper operation of the AAA2800 in a system environment it is recommended that the following guidelines be followed.

## Power Distribution

Transient currents are required by dynamic RAMs. These transient current spikes can cause significant power supply and ground noise unless adequate power distribution and decoupling is used. The recommended power distribution scheme combines proper trace layout and placement of decoupling capacitors. The impedance in the decoupling path from the power pin (8) through the decoupling capacitor, to the ground pin (16) should be kept to a minimum. The impedance of this path is determined by the series impedance of the power line and the decoupling capacitor.

To reduce the power line impedance, it is recommended that the power trace and ground trace be gridded or provided by separate power planes. To prevent loss of signal margins due to differential ground noise, the ground grid of the memory array should be extended to the TTL drivers in the peripheral circuitry. A high-frequency decoupling capacitor with a value of  $0.1\mu F$ , should be placed between the rows of memory devices in the array. A larger tantalum capacitor with a value between  $22\mu F$  and  $47\mu F$  should be placed near the memory board edge connection where the power traces meet the backplane power distribution system. These large capacitors provide bulk energy storage to prevent voltage drop due to the main supply being located off the memory board and at the end of a long inductive path.


#### **Termination**

Trace lines on a memory board in the array look to TTL driver signals like low impedance, unterminated transmission lines. In order to reduce or eliminate the reflections of the TTL signals propagating down the lines, especially low-going TTL signals, line termination is recommended. The termination may be either parallel or series but the series termination technique has the advantages of drawing no DC current and using a minimum of components. The recommended technique is to use series termination. A series resistor in the signal line at the output of the TTL driver to match the source impedance of the TTL driver to the signal line will dampen the reflections on the line. The line should be kept short with the driver/termination combination close to the memory array. Some experimentation will have to be done to find the proper value to use for the series termination to minimize reflections, but generally a series resistor in the  $10\Omega$  to  $30\Omega$  range will be required.


Proper power distribution techniques, including adequate use of decoupling capacitors, along with proper termination of TTL driver outputs, are among the most important, yet basic guidelines to be followed. These guidelines are intended to maintain the operation margins of all devices on the memory board by providing a quiet environment relatively free of noise spikes and signal reflections.

## T-46-23-15


#### 16 PIN SIDEBRAZED (UNIT: mm)




16 PIN PLASTIC DIP (UNIT: mm)



18 PIN PLCC (UNIT: MAX mm)



#### **ORDERING INFORMATION**



NMB SEMICONDUCTOR CO., LTD. reserves the right to make changes to the product described herein, and does not assume any liability which may occur due to the use or application of the product described.

#### NMB SEMICONDUCTOR CO., LTD.

Shin-nihon Kaikan Building 7-18, Mita 3-chome, Minato-ku Tokyo 108, Japan Tel: 03-455-3461 Fax: 03-454-8633

Telex: 2422029

#### NMB SEMICONDUCTOR CORPORATION

11621 Monarch Street, Garden Grove, CA 92641, U.S.A. Tel: (714) 897-6272

Fax: (714) 891-0895


JANUARY 1988

# NMB Semiconductor


AAA2801 PAGE MODE CMOS 256K×1 Dynamic RAM

#### **FEATURES**

- 262,144 words x 1 bit organization
- Ultra high speed, 60, 70, 80, 100 ns RAS access times over full V<sub>CC</sub> (4.5V to 5.5V) and temperature (0°C to 70°C) ranges
- Eliminates traditional DRAM multiplexed address timing constraints
- Advanced field shield isolated CMOS process optimized for speed
- Inputs and outputs are CMOS and TTL compatible
- Extended RAS active time to facilitate multiple accesses within a row
- Low power (CMOS input levels)
  Standby: 12.5 mW
  Active: 275 mW at 100ns
  access time
- 4.4 ms, 256 cycle refresh
- Single 5V ± 10% supply
- JEDEC standard pinout
- CAS-before-RAS refresh as well as RAS-Only refresh



PLASTIC PACKAGE



**CERAMIC SIDEBRAZED PACKAGE** 



PALSTIC LEADED CHIP CARRIER

#### DESCRIPTION


The AAA2801 is a 256K x 1 Dynamic RAM product designed and processed for ultra high performance. The AAA2801 is fabricated with advanced CMOS technology resulting in high speed, low power and extremely wide operating margins.

The AA2801 has a Page mode of operation, it allows random or sequential access of up to 512 bits within a row.

The AAA2801 chip design uses asynchronous column address decoding as well as on-chip transparent row address latch which permits an extremely short row address capture time (4ns; 2ns set-up and 2ns hold). This relieves the system designer of the constraint of timing overhead associated with address multiplexing, and makes it possible to achieve system RAS access times as fast as 60 ns which allows interfacing to the next generation of high speed microprocessors.

The AAA2801 is a cost effective VLSI DRAM for applications that demand high density, reliability, high performance and wide operating margins.

#### **PIN CONFIGURATION**





#### **PIN NAMES**

A0-A8	ADDRESS INPUTS
CAS	COLUMN ADDRESS STROBE
RAS	ROW ADDRESS STROBE
Din	DATA IN
Dout	DATA OUT
WE	WRITE ENABLE
Vcc	+6V SUPPLY INPUT
Vss	GROUND

#### **LOGIC SYMBOL**

#### **BLOCK DIAGRAM**





#### **ABSOLUTE MAXIMUM RATINGS\***

RATING	SYMBOL	VALUE	UNIT
Voltage on V <sub>CC</sub> Relative to V <sub>SS</sub>	V <sub>CC</sub> Vin, Vout	-1 to 7	V
Storage Temperature (Ceramic)	Tstg 1	-65 to 150	°C
Storage temperature (Plastic)	Tstg 2	- 55 to 125	°C
Power Dissipation	Pd	1.0	W
Data out Current (Short Circuit)	lout	50	mA

\*Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### DC OPERATING CONDITIONS 4,b

SYMBOL	PARAMETER	MIN	NOM	MAX	UNITS	NOTES
Vcc	Supply Voltage	4.5	5.0	5.5	V	
Vss	Supply Voltage		0		٧	
ViH	Logic "1" Voltage	2.4		6.5	V	
VIL	Logic "0" Voltage	-1.0		0.8	٧	
TA	Ambient Operating Temperature	0		70	°C	Still Air

a: All voltage values in this data sheet are with respect to  $\ensuremath{\text{V}_{\text{SS}}}$ .

b: After power-up, a pause of 1 ms followed by eight initialization memory cycles is required to achieve proper device operation.

Any interval greater than 4.4ms with RAS inactivity requires eight reinitialization cycles to achieve proper device operation.

#### DC ELECTRICAL CHARACTERISTICS (0°C $\leq$ T<sub>A</sub> $\leq$ 70°C, V<sub>CC</sub> = 5.0V $\pm$ 10%)

SYMBOL		PARAMETER		MIN	MAX	UNIT	NOTES
			2801-06	_	75	mA	
laa.	Average Power Supply Operating Current		2801-07		70	mA	] _
loc1	(RAS, CAS, Addr	ess Cycling; $t_{RC} = t_{RCmin}$ )	2801-08	_	65	mA	a
			2801-10	_	55	mA	]
		All Inputs Stable at CMOS Levels, RAS	S ≥(V <sub>CC</sub> - 0.4V)	_	2.5	mA	b
		RAS = CAS = VIH, DOUT = HIZ		_	3.0	mA	
		RAS = VIH, CAS = VIL, DOUT = Enabl	е	-	3.0	mA	
1	Standby Current  All Inputs Stable at TTL Levels, RAS≥2  All Inputs Toggling Between CMOS Levels 6.25 MHZ, RAS≥(Vcc - 0.4V)		2.4V		4.5	mA	
ICC2			vels at	_	4.0	mA	b
		All Inputs (Except RAS) Toggling Between TTL Levels at 6.25 MHz			5.5	mA	
			2801-06	_	65	mA	
•	RAS Only Refres	2801-07	_	60	mA	С	
lccs	(RAS Cycling, CAS = VIH; tRC = tRCmin)		2801-08	_	55		mA
		.,	2801-10	_	45	mA	1
			2801-06	_	35	mA	
1		Supply Current for page mode	2801-07	_	30	mA	1 _
ICC4	(tesc = twsc, bot	h at minimum)	2801-08	-	27	mA	- a
·			2801-10	_	25	mA	1
			2801-06		65	mA	
Icc6	CAS Before RAS	Refresh Current	2801-07	_	60	mA	]
1006	(RAS, CAS Cyclin	ng; t <sub>RC</sub> = t <sub>RCmin</sub> )	2801-08	_	55	mA	C
			2801-10	_	45	mA	1
ILI	Input Leakage Cu	irrent (Any Input), $0V \le V_{IN} \le 5.5V$ , other	rs = 0V	<b>– 10</b>	10	μA	
lLO	Output Leakage,	D <sub>OUT</sub> = HiZ, 0V ≤ V <sub>OUT</sub> ≤5.5V		-10	10	μΑ	
Voн	Output High Volta	ıge, l₀ = −5.0mA		2.4		٧	
VOL	Output Low Volta	ge, I <sub>O</sub> = 5.0mA			0.4	٧	

- a. Icc is dependent on output loading and cycle rates. Specified values are obtained with output open.
- b. CMOS levels are defined as  $V_{IH}$  (min)  $\geq$  ( $V_{CC}$  0.4V) and  $V_{IL}$  (max)  $\leq$  0.4V. TTL levels are defined as  $V_{IH}$  (min)  $\geq 2.4 V$  and  $V_{IL}$  (max)  $\leq 0.8 V$ .
- c. Icc is dependent on cycle rates.

#### **AC TEST CONDITIONS**

Input Pulse Levels 0 to 3V
Input Rise and Fall Times 3ns between 0.8 and 2.4V
Input Timing Reference Levels 0.8 and 2.4V
Output Timing Reference Levels 0.8 and 2.4V
Output Load Equivalent to 2 TTL Loads and 50pF

#### **CAPACITANCE**

SYMBOL	PARAMETER	MAX	UNITS	COND
CiN	RAS, CAS, WE	6	pF	а
CIN	Input Cap. Addresses	5	рF	а
Соит	Output Cap.	7	pF	a,b

#### Note:

- a: Capacitance measured with Boonton Meter
- b:  $\overline{CAS} = V_{IH}$  to disable  $D_{OUT}$

# 7-46-23-15 02E D 6429234 0000085 8

#### **CMOS DRAM AAA2801**

## AC OPERATING CONDITIONS (0°C $_{\leq}$ $T_{A}$ $_{\leq}$ 70°C, $V_{GC}$ = 5V $\pm$ 10%)

NO.	PARAMETER	SYMBOL		2800-06		2800-07		2800-08		3 2800-10		UNIT	NOTES
	FARMIETER	JEDEC	STD	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNII	NOTES
1	Column Address Set-Up	tAVCL2	tASC	0		0		0		0	ļ	ns	
2	Row Address Set-Up	tAVRL2	tASR	2		2		2		2		ns	
3	Column Address to WE Delay	tAVWL2	tAWD	32		35		40		45		ns	c.g
4	Output Turn-Off Delay	tCH2QZ	toff		17		18		19		21	ns	a
5	CAS to RAS Precharge	tCH2RL2	torp	3		3		3		3		ns	
6	Read Command Hold (Reference CAS)	tcH2WX	tRCH	0		0		0		0		ns	b
7	Column Address Hold	tCL1AX	tCAH	6		7		8		9		ns	
8	CAS Pulse Width (Read)	tCL1CH1	tCAS	11		12		14		16		ns	
.9	CAS Pulse Width (Write)	tCL1CH1	tCAS	5		5		5		5		ns	
10	Data-In Hold Time from CAS	tCL1DX	tрн	6		7		8		9		ns	С
11	CAS Access	tCL1QV	tCAC		11		12		13		16	ns	
12	RAS Hold Time	tCL1RH1	trsh	15		18		20		25		ns	
13	CAS Setup (CAS Before RAS Refresh)	tCL1RL2	tosa	2		2		2		2		ns	
14	CAS Write Hold (Reference CAS)	tCL1WH1	twch	5		5		5		5		ns	
15	CAS to WE Delay (Read-Modify-Write)	tGL1WL2	town	11		12		13		16		ns	d
16	Data Set-Up (Early Write)	tDVCL2	tps	0		0		0		0		ns	С
17	Data Set-Up (Late Write)	tDVWL2	tps	0		0		0		0		ns	С
18	RAS to Column Address Delay Time	tRL1AV	tRAD	4	28	4	35	4	40	4	55	ns	h
19	RAS Precharge	tRH2RL2	tRP	55		65		75		80		ns	
20	Read Command Hold (Reference RAS)	tRH2WX	trrh	0		0		0		0		ns	b
21	Column Address Hold (Reference RAS)	†RL1AX	tAR	40		43		45		50		ns	
22	Row Address Hold	tRL1AX	tRAH	2		2		2		2		ns	
23	CAS Hold ( CAS-Before-RAS)	tRL1CH1	tCHR	2		2		2		2		ns	
24	CAS Hold Time (Early Write)	tRL1CH1	tcsH	40		43		45		50		ns	
25	RAS to CAS Delay	tRL1CL1	trcp	6	45	6	55	6	65	6	80	ns	
26	Data in Hold (Reference RAS)	<sup>‡</sup> RL1DX	tohr	40		43		45		50		ns	· · · · ·
27	RAS Access	tRL1QV	tRAC		60		70		80		100	ns	
28	RAS Pulse Width	tRL1RH1	tras	60	10 <sup>5</sup>	65	105	70	105	90	105	ns	
29	Write Command Hold (Reference RAS)	tRL1WH1	twcr	40		43		45		50		ns	
30	RAS to WE Delay (Read-Modify-Write)	tRL1WL2	tRWD	60		70		80		100		ns	d
31	Random Read-Write Cycle	tRL2RL2	tRC	121		136		151		176		ns	
32	Read Command Set-Up	tWH2CL2	trics	0		0		0		0		ns	d
33	Write Command to CAS Lead	twL1CH1	tcwL	5		5		5		5		ns	
34	Early Write WE Set-Up	tWL1CL2	twcs	0		0		0		0		ns	d
35	Data-in Hold (Late Write)	twL1DX	tDH	5		6		7		8		ns	С
36	Write Command to RAS Lead	twL1RH1	tRWL	13		15		17		22		ns	
37	Write Pulse	twL1WH1	twp	5		5		5		5		ns	
38	Refresh Period	tREF	tREF		4.4		4.4		4.4		4.4	ms	
39	Transition Time (Rise and Fall)	ŧτ	tτ	2	50	2	50	2	50	2	50	ns	e.f
40	Output Hold from WE	twL1QX	tonw	5		5		5		5		ns	
41	Column Address Access	tAVQV	tAA		32		35		40		45	ns	d
42	Page Read/Write Cycle	tCL2CL2	tpc	37		41		46		51		ns	
43	Accrss from CAS Precharge	tCH2QV	tCAP		34		38		43		48	ns	
44	CAS Precharge(Page)	tCH2CL2	tcp	5		5		5		5		ns	

#### AC OPERATING CONDITIONS (0°C $\leq$ T<sub>A</sub> $\leq$ 70°C, V<sub>CC</sub> = 5V $\pm$ 10%)

NO.	PARAMETER	SYMBOL		2800-06		2800-07		2800-08		2800-10		LIMIT	NOTES
NO.	PARAMETER	JEDEC	STD	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT	NOIES
45	RMW Cycle Time	tRL2RL2	tRWC	134		151	<u> </u>	168		198		ns	
46	Output Data Hold Time from CAS	tcH1QX	ton	2		2		2		2		ns	
47	CAS Hold time (Read)	tRL1CH1	tcsH	60		70		80		100		ns	
48	RAS Precharge · CAS Hold Time(CBR)	tRH2CL2	tRPC	o		0		0		0		ns	


#### Notes:

- a. toff is defined as the time at which the output achieves the open circuit condition.
- b. Either tCH2WX or tRH2WX must be satisfied for a Read cycle.
- c. Address and data set-up and hold times referenced to CAS (tDVCL2, tCL1DX) are restrictive parameters for Early-Write operations only. Address and data set-up times referenced to WE (tAVWL2, tDWCL2, and tWL1DX) are restrictive parameters for Read-Modify-Write cycle operations.
- d. twH2CL2, tCL1WL2, and tRL1WL2 are restrictive operating parameters in Read-Write and Read-Modify-Write cycles only. If twL1CL2 ≥ twL1CL2 (min) the cycle is an Early-Write cycle and data will remain open circuit unless WE goes high while CAS and RAS are both low.
  - If  $t_{WH2CL2} \ge t_{WH2CL2}$  (min),  $t_{RL1WL2} \ge t_{RL1WL2}$  (min), and  $t_{AVQV} \ge t_{AVQV}$  (min) the cycle is a Read-Write and the data outut will contain data read from the selected cell.
  - If neither of the above conditions is met, the conditions of the data out is indeterminate at access time and remains so until either CAS or WE returns to V<sub>IH</sub>.
- e. The transition time specification applies for all input signals.
  - In addition to meeting the transition rate specification, all input signals must transit between  $V_{IH}$  and  $V_{IL}$  (or between  $V_{IL}$  and  $V_{IH}$ ) in a monotonic manner.
  - Transition time is measured between VIL (max) and VIH (min).
- f. 3ns rise and fall times (t<sub>T</sub>) are used for cycle time specifications.
- g. tAVWL2 is restrictive parameter for Read-Modify write cycles when read access prior to write is required.
- h. Operation within the t<sub>RL1AV</sub> (max) limit insures that t<sub>RL1QV</sub> (max) can be met. t<sub>RL1AV</sub> (max) is specified as a reference point only. If t<sub>RL1AV</sub> is greater than the specified t<sub>RL1AV</sub> (max) limit, then the access time is controlled by t<sub>AVQV</sub> and t<sub>CL1QV</sub>.
- i. t<sub>RL1CL1</sub> (max) is specified for reference only. Operation within t<sub>RL1CL1</sub> (max) and t<sub>RL1AV</sub> (max) limit insure that t<sub>RL1QV</sub> (max), t<sub>AVQV</sub> (max) can be met. If t<sub>RL1CL1</sub> is greater than the specified t<sub>RL1CL1</sub> (max) then the access time is controlled by t<sub>AVQV</sub> and t<sub>CL1QV</sub>.


## T-46-23-15

#### **CMOS DRAM AAA2801**


#### **READ CYCLE**




#### **EARLY-WRITE CYCLE**



#### LATE-WRITE/READ-MODIFY-WRITE CYCLE




#### PAGE MODE READ CYCLE




## T-46-23-15

#### **CMOS DRAM AAA2801**

#### PAGE MODE EARLY-WRITE CYCLE




#### PAGE MODE LATE-WRITE / READ-MODIFY-WRITE CYCLE




05E D

CMOS DRAM AAA2801


#### RAS-ONLY REFRESH [CAS ≥ VIH (MIN)]



#### **CAS-BEFORE-RAS REFRESH**



#### **HIDDEN REFRESH**



#### TIMING INFORMATION

All cycles of the AAA2801 are initiated by a high-to-low transition of  $\overline{RAS}$ . For Read, Write, Read-Modify-Write, or  $\overline{RAS}$ -Only refresh cycles, the high-to-low transition of  $\overline{RAS}$  causes the state of the 9 external address lines (A0 through A8) to be latched. Eight of the nine address bits are decoded to select one of 256 rows. The ninth row address bit (A8) is saved and becomes part of the ten bit column address which selects one of the 1024 column locations. The AAA2801 uses transparent latches to capture the row addresses which permits an extremely short capture time for the row addresses with only a 2ns set-up and 2ns hold required. After the short row address capture time has been satisfied, the 9 external address lines can be changed to the column address. Column address decoding on the AAA2801 is static (asynchronous or ripple through; Static Column Decoded) when ever  $\overline{CAS}$  is high but the column addresses are latched when  $\overline{CAS}$  is low. This provides the advantages of statically decoded column accessing while maintaining compatibility with conventional DRAMs. After the high-to-low transition of  $\overline{RAS}$ , the state of  $\overline{CAS}$  and  $\overline{WE}$  determine whether the cycle is a Read, Write, Read-Modify-Write, or a  $\overline{RAS}$ -Only refresh cycle. The cycle is terminated by bringing  $\overline{RAS}$  high. A new cycle may be initiated after  $\overline{RAS}$  has been high for the specified precharge interval [ $t_{RH2RL2}(min)$ ].  $\overline{RAS}$  and  $\overline{CAS}$  must be properly overlapped and once brought low they must remain low for their specified pulse widths.

#### **Read Cycle**

A read cycle is performed on one or more memory locations if  $\overline{\text{WE}}$  is high while both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are low. During a read cycle, at access time the output will reflect the contents of the cell addressed by the 9 latched row and column addresses. The read access time is determined by  $t_{\text{RL1QV}}$ ,  $t_{\text{AVQV}}$ , or  $t_{\text{CL1QV}}$ , whichever is greatest. When data is accessed, the data output is entirely under the control of  $\overline{\text{CAS}}$ ; accessed data will remain valid as long as  $\overline{\text{CAS}}$  remains active even if a  $\overline{\text{RAS}}$  sequence occurs while  $\overline{\text{CAS}}$  is held low.

#### **Write Cycles**

A write cycle is initiated when WE, CAS and RAS are low. The AAA2801 will perform three types of write cycles: Early-Write, Late-Write and Read-Modify-Write. During a RAS active cycle, if WE goes low prior to CAS going low, an Early-Write cycle is executed. Early-Write cycles are initiated by the falling edge of CAS with set-up and hold times for both data-in and column addresses referenced to the falling edge of CAS. With Early-Write cycles, the data-out will remain open (high impedance state). If CAS goes low prior to WE going low, a Late-Write cycle is executed. Late-Write cycles are initiated by the falling edge of WE with set-up and hold times for both data-in and column addresses referenced to the falling edge of  $\overline{\text{WE}}$ . If  $\overline{\text{WE}}$  is asserted after a valid read access occurs, the operation is called a Read-Modify-Write cucle. During a Read-Modify-Write cycle, the data-out will reflect the contents of the addressed cell before it was written until the output is turned off (high impedance state) by bringing CAS high. The choice of write cycle timing is usually very system dependent and the different modes are made available to accomodate these differences. In general, the Early-Write timing is most appropriate for systems that have a bidirectional data bus. Because Q (data-out) remains inactive during Early-Write cycle, the D (data-in) and the Q (data-out) pins may be tied together without bus contention.

#### **Page Mode Cycles**

Page mode operation permits access of up to 512 locations within a single RAS active cycle. The multiple locations in the same page can be randomly accessed by simple changing the column address inputs and cycling CAS. Within a page mode cycle, any combination of Read, Write, Early-Write or Late-Write ,or Read-Modify-Write cycles can be executed. Unlike traditional address multiplexed dynamic RAMs, the AAA2801 transparently latches the column addresses (column addresses are ripple-through decoded whenever CAS is high and latched when CAS is low) which permits column decoding to occur independently of the assertion of CAS. Additionally, the falling edge of CAS acts as a high speed output enable for read cycles and performs a gating function during write cycles. Transparent column address latching allows high speed page mode accesses to be performed by simply changing the column address inputs whenever a new bit in the current page (defined by the 9 bit address field latched by the falling edge of RAS) is to accessed and toggling CAS high and then low. When CAS goes high the data-out buffers are turned off (high impedance) and when CAS is active the data-out drivers are turned on. Access during the page mode operation is determined by t<sub>RL1QV</sub>, t<sub>AVQV</sub>, and t<sub>CL1QV</sub>, whichever is greatest.

#### **Refresh Cycles**

Dynamic RAMS retain data by storing charge on a capacitor. Since the charge will leak away over a period of time, it is necessary to access the data in the cell (capacitor) periodically in order to fully restore the strored charge while if is still at a sufficiently high level to be properly detected. For the AAA2801, any  $\overline{RAS}$  sequence will fully refresh all storage cells within the single row addressed. To ensure that all cells remain sufficiently refreshed, all 256 rows (all binary combinations of address bits  $A_0$  through  $A_7$ ) must be refreshed every 4.4ms.

The addressing of the rows for refresh may be sourced either externally or internally. If the refresh row addresses are to be provided from an external source,  $\overline{CAS}$  must be high when  $\overline{RAS}$  goes low. If  $\overline{CAS}$  is high when  $\overline{RAS}$  goes low, any type of cycle (Read, Write, Read-Modify-Write, or  $\overline{RAS}$ -Only) will cause the externally addressed row to be refreshed.

If CAS is low when RAS falls, the AAA2801 will use an intermal 8-bit counter as the source of the row addresses and will ignore WE and the external address inputs. CAS-Before-RAS refresh mode is a refresh-only mode. Also, CAS-Before-RAS refresh does not cause device selection and the state of the data-out will remain unchanged as long as CAS remains low.

#### **APPLICATIONS**

To ensure proper operation of the AAA2801 in a system environment it is recommended that the following guidelines be followed.

## Power Distribution

Transient currents are required by dynamic RAMs. These transient current spikes can cause significant power supply and ground noise unless adequate power distribution and decoupling is used. The recommended power distribution scheme combines proper trace layout and placement of decoupling capacitors. The impedance in the decoupling path from the power pin (8) through the decoupling capacitor, to the ground pin (16) should be kept to a minimum. The impedance of this path is determined by the series impedance of the power line and the decoupling capacitor.

To reduce the power line impedance, it is recommended that the power trace and ground trace be gridded or provided by separate power planes. To prevent loss of signal margins due to differential ground noise, the ground grid of the memory array should be extended to the TTL drivers in the peripheral circuitry. A high-frequency decoupling capacitor with a value of  $0.1\mu F$ , should be placed between the rows of memory devices in the array. A larger tantalum capacitor with a value between  $22\mu F$  and  $47\mu F$  should be placed near the memory board edge connection where the power traces meet the backplane power distribution system. These large capacitors provide bulk energy storage to prevent voltage drop due to the main supply being located off the memory board and at the end of a long inductive path.


#### **Termination**

Trace lines on a memory board in the array look to TTL driver signals like low impedance, unterminated transmission lines. In order to reduce or eliminate the reflections of the TTL signals propagating down the lines, especially low-going TTL signals, line termination is recommended. The termination may be either parallel or series but the series termination technique has the advantages of drawing no DC current and using a minimum of components. The recommended technique is to use series termination. A series resistor in the signal line at the output of the TTL driver to match the source impedance of the TTL driver to the signal line will dampen the reflections on the line. The line should be kept short with the driver/termination combination close to the memory array. Some experimentation will have to be done to find the proper value to use for the series termination to minimize reflections, but generally a series resistor in the  $10\Omega$  to  $30\Omega$  range will be required.


Proper power distribution techniques, including adequate use of decoupling capacitors, along with proper termination of TTL driver outputs, are among the most important, yet basic guidelines to be followed. These guidelines are intended to maintain the operation margins of all devices on the memory board by providing a quiet environment relatively free of noise spikes and signal reflections.

## T-46-23-15


#### 16 PIN SIDEBRAZED (UNIT: mm)




#### 16 PIN PLASTIC DIP (UNIT: mm)



18 PIN PLCC (UNIT: MAX mm)



#### **ORDERING INFORMATION**



NMB SEMICONDUCTOR CO., LTD. reserves the right to make changes to the product described herein, and does not assume any liability which may occur due to the use or application of the product described.

#### NMB SEMICONDUCTOR CO., LTD.

Shin-nihon Kaikan Building 7-18, Mita 3-chome, Minato-ku Tokyo 108, Japan Tel: 03-455-3461

Fax: 03-454-8633 Telex: 2422029

#### NMB SEMICONDUCTOR CORPORATION

11621 Monarch Street, Garden Grove, CA 92641, U.S.A.

Tel: (714) 897-6272 Fax: (714) 891-0895

JÁNUARY 1988