

# Ultra Fast USB 2.0 Multi-Slot Flash Media Controller

## PRODUCT FEATURES

Datasheet

### General Description

The SMSC USB2250/50i/51/51i is a USB 2.0 compliant, Hi-Speed mass storage class peripheral controller intended for reading and writing to more than 24 popular flash media formats from the CompactFlash<sup>®</sup> (CF), SmartMedia<sup>™</sup> (SM), xD-Picture Card<sup>™</sup> (xD)<sup>1</sup>, Memory Stick<sup>®</sup> (MS), Secure Digital (SD), and MultiMediaCard<sup>™</sup> (MMC) families.

The SMSC USB2250/50i/51/51i is a fully integrated, single chip solution capable of ultra high performance operation. Average sustained transfer rates exceeding 35 MB/s are possible if the media and host can support those rates.

### General Features

- 128-pin VTQFP (14x14 mm) lead-free RoHS compliant package
- Targeted for applications in which single or "combo" media sockets are used
- Supports multiple simultaneous card insertions
- Flexible assignment of number of LUNs and how card types are associated with the LUNs
- Hardware-controlled data flow architecture for all self-mapped media
- Pipelined hardware support for access to non-self-mapped media
- Order number with "i" denotes the version that supports the industrial temperature range of -40°C to 85°C

### Hardware Features

- Single chip flash media controller with non-multiplexed interface for independent card sockets
- Flash Media Specification Revision Compliance
  - CompactFlash 4.1
  - Secure Digital 2.0
  - MultiMediaCard 4.2
- SDIO and MMC Streaming Mode support
  - Memory Stick 1.43
  - Memory Stick Pro Format 1.02
  - Memory Stick Duo Format 1.10
  - Memory Stick Pro-HG Duo Format 1.01
  - xD-Picture Card 1.2
  - SmartMedia 1.3
- Extended configuration options
  - xD player mode operation
  - Socket switch polarities, etc.
- Media Activity LED

- GPIO configuration and polarity
  - Up to 11 GPIOs (based on configuration) for special function use
  - Four GPIO's with up to 200 mA drive
- 16 additional GPIO's are available if CF is not used
- On board 24 MHz crystal driver circuit
- Optional external 24 MHz clock input
- 4 Independent internal card power FETs
  - 200 mA each
  - "Fold-back" short circuit protection
- 8051 8-bit microprocessor
  - 60 MHz - single cycle execution
  - 64 KB ROM | 14 KB RAM
- Internal regulator for 1.8 V core operation
- Optimized pinout improves signal routing which eases implementation for improved signal integrity

### OEM Selectable Features

- Vendor, product, and language IDs
- Manufacturer ID and product strings (28 character)
- Serial number string (12h digit max)
- Customizable vendor specific data by optional use of external serial EEPROM
- Bus- or self-powered selection
- LED blink interval or duration
- Internal power FET configuration

### Software Features

- Optimized for low latency interrupt handling
- Reduced memory footprint
- Device Firmware Upgrade (DFU) support of external EEPROM or External Flash
  - Assembly line support
  - End user field upgrade support
  - DFU Package consists of driver, firmware, sample DFU application and source code, DFU driver API
- Optional custom firmware with up to 128 KB external ROM

### Applications

- Flash Media Card Reader/Writer
- Printers
- Desktop and Mobile PCs
- Consumer A/V
- Media Players/Viewers
- Vista ReadyBoost<sup>™</sup>

1.) xD-Picture Card not applicable to USB2251.

**ORDER NUMBER:**

Part Number	CompactFlash <sup>®</sup>	Memory Stick <sup>®</sup>	Secure Digital	Operational temperature
	MultiMediaCard <sup>™</sup>	xD-Picture Card <sup>™</sup>	SmartMedia <sup>™</sup>	
USB2250-NU-XX	✓	✓		0°C to 70°C
USB2250i-NU-XX	✓	✓		-40°C to 85°C
USB2251-NU-XX	✓			0°C to 70°C
USB2251i-NU-XX	✓			-40°C to 85°C

128-Pin VTQFP Lead-Free RoHS Compliant Package

**“XX” in the order number indicates the internal ROM firmware revision level.**  
**Please contact your SMSC sales representative for more information.**



80 ARKAY DRIVE, HAUPPAUGE, NY 11788 (631) 435-6000, FAX (631) 273-3123

Copyright © 2009 SMSC or its subsidiaries. All rights reserved.

Circuit diagrams and other information relating to SMSC products are included as a means of illustrating typical applications. Consequently, complete information sufficient for construction purposes is not necessarily given. Although the information has been checked and is believed to be accurate, no responsibility is assumed for inaccuracies. SMSC reserves the right to make changes to specifications and product descriptions at any time without notice. Contact your local SMSC sales office to obtain the latest specifications before placing your product order. The provision of this information does not convey to the purchaser of the described semiconductor devices any licenses under any patent rights or other intellectual property rights of SMSC or others. All sales are expressly conditional on your agreement to the terms and conditions of the most recently dated version of SMSC's standard Terms of Sale Agreement dated before the date of your order (the "Terms of Sale Agreement"). The product may contain design defects or errors known as anomalies which may cause the product's functions to deviate from published specifications. Anomaly sheets are available upon request. SMSC products are not designed, intended, authorized or warranted for use in any life support or other application where product failure could cause or contribute to personal injury or severe property damage. Any and all such uses without prior written approval of an Officer of SMSC and further testing and/or modification will be fully at the risk of the customer. Copies of this document or other SMSC literature, as well as the Terms of Sale Agreement, may be obtained by visiting SMSC's website at <http://www.smisc.com>. SMSC is a registered trademark of Standard Microsystems Corporation ("SMSC"). Product names and company names are the trademarks of their respective holders.

SMSC makes the following part-numbered device available for purchase only by customers who are xD-Picture Card licensees: USB2250/USB2250i.

By purchasing or ordering any of such devices, Buyer represents, warrants, and agrees that Buyer is a duly licensed Licensee under an xD-Picture Card<sup>™</sup> License Agreement with Fuji Photo Film Co., Ltd., Olympus Optical Co., Ltd., and Toshiba Corporation; and that Buyer will maintain in effect such xD-Picture Card license and will give SMSC reasonable advance notice of any termination or expiration of such xD-Picture Card license, but in no event less than five days advance notice. SMSC may discontinue making such devices available for purchase by Buyer and/or discontinue further deliveries of such devices if such xD-Picture Card license shall expire, terminate, or cease to be in force, or if Buyer is or becomes in default of such xD-Picture Card license.

**SMSC DISCLAIMS AND EXCLUDES ANY AND ALL WARRANTIES, INCLUDING WITHOUT LIMITATION ANY AND ALL IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, AND AGAINST INFRINGEMENT AND THE LIKE, AND ANY AND ALL WARRANTIES ARISING FROM ANY COURSE OF DEALING OR USAGE OF TRADE. IN NO EVENT SHALL SMSC BE LIABLE FOR ANY DIRECT, INCIDENTAL, INDIRECT, SPECIAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES; OR FOR LOST DATA, PROFITS, SAVINGS OR REVENUES OF ANY KIND; REGARDLESS OF THE FORM OF ACTION, WHETHER BASED ON CONTRACT; TORT; NEGLIGENCE OF SMSC OR OTHERS; STRICT LIABILITY; BREACH OF WARRANTY; OR OTHERWISE; WHETHER OR NOT ANY REMEDY OF BUYER IS HELD TO HAVE FAILED OF ITS ESSENTIAL PURPOSE, AND WHETHER OR NOT SMSC HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.**

## Table of Contents

<b>Chapter 1</b>	<b>Acronyms</b>	<b>6</b>
<b>Chapter 2</b>	<b>Overview</b>	<b>7</b>
<b>Chapter 3</b>	<b>Pin Configuration</b>	<b>8</b>
<b>Chapter 4</b>	<b>Block Diagram</b>	<b>9</b>
<b>Chapter 5</b>	<b>Pin Table</b>	<b>10</b>
5.1	128-Pin Package	10
<b>Chapter 6</b>	<b>Pin Descriptions</b>	<b>12</b>
6.1	128-Pin VTQFP Pin Descriptions	12
6.2	Buffer Type Descriptions	20
<b>Chapter 7</b>	<b>Pin Reset State Table</b>	<b>21</b>
7.1	128-Pin Reset States	22
<b>Chapter 8</b>	<b>Configuration Options</b>	<b>24</b>
8.1	Card Reader	24
8.1.1	VBUS Detect	24
8.2	System Configurations	24
8.2.1	EEPROM	24
8.2.2	EEPROM Data Descriptor	25
8.2.3	EEPROM Data Descriptor Register Descriptions	27
8.2.4	A0h-A7h: Device Power Configuration	31
8.2.5	Device ID Strings	32
8.3	Default Configuration Option	34
8.3.1	External Hardware nRESET	34
8.3.2	USB Bus Reset	35
<b>Chapter 9</b>	<b>AC Specifications</b>	<b>36</b>
9.1	Oscillator/Crystal	36
9.2	Ceramic Resonator	37
9.3	External Clock	37
<b>Chapter 10</b>	<b>DC Parameters</b>	<b>38</b>
10.1	Maximum Guaranteed Ratings	38
10.2	Operating Conditions	39
10.3	DC Electrical Characteristics	39
10.4	Capacitance	41
10.5	Package Thermal Specification	42
<b>Chapter 11</b>	<b>GPIO Usage</b>	<b>43</b>
<b>Chapter 12</b>	<b>Package Outline</b>	<b>44</b>

## List of Tables

Table 5.1	128-Pin VTQFP Package	10
Table 6.2	Buffer Type Descriptions	20
Table 7.1	Legend for Pin Reset States Table	21
Table 7.2	USB2250/50i/51/51i 128-Pin Reset States	22
Table 8.1	Internal Flash Media Controller Configurations	25
Table 8.2	nRESET Timing for EEPROM Mode	35
Table 9.1	Crystal Circuit Legend	36
Table 10.1	Pin Capacitance	41
Table 10.2	128-Pin VTQFP Package Thermal Parameters	42
Table 11.1	GPIO Usage	43

Datasheet

## List of Figures

Figure 3.1	128-Pin VTQFP Diagram . . . . .	8
Figure 4.1	USB2250/50i/51/51i Block Diagram . . . . .	9
Figure 7.1	Pin Reset States . . . . .	21
Figure 7.2	128-Pin Reset States . . . . .	22
Figure 8.1	nRESET Timing for EEPROM Mode . . . . .	35
Figure 9.1	Typical Crystal Circuit . . . . .	36
Figure 9.2	Capacitance Formulas . . . . .	36
Figure 9.3	Ceramic Resonator Usage with SMSC IC . . . . .	37
Figure 10.1	Supply Rise Time Model . . . . .	38
Figure 12.1	128-Pin VTQFP, 14x14x1.0 mm Body, 2.0 mm Pitch . . . . .	44

## Chapter 1 Acronyms

**ATA:** Advanced Technology Attachment

**CFC:** Compact Flash Controller

**FET:** Field Effect Transistor

**LUN:** Logical Unit Number

**MMC:** MultiMediaCard

**MSC:** Memory Stick Controller

**PLL:** Phase-Locked Loop

**RoHS:** Restriction of Hazardous Substances Directive

**RXD:** Received eXchange Data

**SDIO:** Secure Digital Input/Output

**SDC:** Secure Digital Controller

**SIE:** Serial Interface Engine

**SMC:** SmartMedia Controller

**True IDE Mode:** True Integrated Drive Electronics Mode

**TXD:** Transmit eXchange Data

**UART:** Universal Asynchronous Receiver-Transmitter

**UCHAR:** Unsigned Character

**UINT:** Unsigned Integer

**VTQFP:** Very Thin Quad Flat Package

\*Note: In order to develop, make, use, or sell readers and/or other products using or incorporating any of the SMSC devices made the subject of this document or to use related SMSC software programs, technical information and licenses under patent and other intellectual property rights from or through various persons or entities, including without limitation media standard companies, forums, and associations, and other patent holders may be required. These media standard companies, forums, and associations include without limitation the following: Sony Corporation (Memory Stick, Memory Stick Pro); SD3 LLC (Secure Digital); MultiMedia Card Association (MultiMediaCard); the SSFDC Forum (SmartMedia); the Compact Flash Association (Compact Flash); and Fuji Photo Film Co., Ltd., Olympus Optical Co., Ltd., and Toshiba Corporation (xD-Picture Card). SMSC does not make such licenses or technical information available; does not promise or represent that any such licenses or technical information will actually be obtainable from or through the various persons or entities (including the media standard companies, forums, and associations), or with respect to the terms under which they may be made available; and is not responsible for the accuracy or sufficiency of, or otherwise with respect to, any such technical information. SMSC's obligations (if any) under the Terms of Sale Agreement, or any other agreement with any customer, or otherwise, with respect to infringement, including without limitation any obligations to defend or settle claims, to reimburse for costs, or to pay damages, shall not apply to any of the devices made the subject of this document or any software programs related to any of such devices, or to any combinations involving any of them, with respect to infringement or claimed infringement of any existing or future patents related to solid state disk or other flash memory technology or applications ("Solid State Disk Patents"). By making any purchase of any of the devices made the subject of this document, the customer represents, warrants, and agrees that it has obtained all necessary licenses under then-existing Solid State Disk Patents for the manufacture, use and sale of solid state disk and other flash memory products and that the customer will timely obtain at no cost or expense to SMSC all necessary licenses under Solid State Disk Patents; that the manufacture and testing by or for SMSC of the units of any of the devices made the subject of this document which may be sold to the customer, and any sale by SMSC of such units to the customer, are valid exercises of the customer's rights and licenses under such Solid State Disk Patents; that SMSC shall have no obligation for royalties or otherwise under any Solid State Disk Patents by reason of any such manufacture, use, or sale of such units; and that SMSC shall have no obligation for any costs or expenses related to the customer's obtaining or having obtained rights or licenses under any Solid State Disk Patents.

**SMSC MAKES NO WARRANTIES, EXPRESS, IMPLIED, OR STATUTORY, IN REGARD TO INFRINGEMENT OR OTHER VIOLATION OF INTELLECTUAL PROPERTY RIGHTS. SMSC DISCLAIMS AND EXCLUDES ANY AND ALL WARRANTIES AGAINST INFRINGEMENT AND THE LIKE.**

No license is granted by SMSC expressly, by implication, by estoppel or otherwise, under any patent, trademark, copyright, mask work right, trade secret, or other intellectual property right.

\*\*To obtain this software program the appropriate SMSC Software License Agreement must be executed and in effect. Forms of these Software License Agreements may be obtained by contacting SMSC.

## Chapter 2 Overview

The SMSC USB2250/50i/51/51i is a flash media card reader solution fully compliant with the USB 2.0 specification. All required resistors on the USB ports are integrated into the device. This includes all series termination resistors on D+ and D– pins and all required pull-down and pull-up resistors. The over-current sense inputs for the downstream facing ports have internal pull-up resistors.

### Hardware Features

- Single chip flash media controller
- USB2250/USB2251 supports the commercial temperature range of 0°C to +70°C
- USB2250i/USB2251i supports the industrial temperature range of -40°C to +85°C
- Up to 11 GPIOs: Configuration and polarity for special function use such as LED indicators, button inputs, and power control to memory devices
  - The number of actual GPIOs depends on the implementation configuration used
  - Four GPIOs available with up to 200 mA drive and “fold-back” short circuit protection
- 8051 8-bit microprocessor
  - 60 MHz - single cycle execution
  - 64 KB ROM |14 KB RAM
- Integrated regulator for 1.8 V core operation

### Flash Media Card Specification Revision Compliance

- Compact Flash 4.1
  - CF UDMA Modes 0-4
  - CF PIO Modes 0-6
- Secure Digital 2.0
  - HS-SD and HC-SD
  - TransFlash™ and reduced form factor media
- MultiMediaCard 4.2
  - 1/4/8 bit MMC
- Memory Stick 1.43
- Memory Stick Pro Format 1.02
- Memory Stick Pro-HG Duo Format 1.01
  - Memory Stick, MS Duo, HS-MS, MS Pro-HG, MS Pro
- Memory Stick Duo 1.10
- Smart Media 1.3
- xD-Picture Card 1.2

### Software Features

- If the OEM is using an external EEPROM, the following features are available:
  - Customizable vendor, product, and device ID's
  - 12-hex digits maximum for the serial number string
  - 28-character manufacturer ID and product strings for the flash media reader/writer

# Chapter 3 Pin Configuration




Figure 3.1 128-Pin VTQFP Diagram



# Chapter 4 Block Diagram




Figure 4.1 USB2250/50i/51/51i Block Diagram

## Chapter 5 Pin Table

### 5.1 128-Pin Package

**Table 5.1 128-Pin VTQFP Package**

<b>COMPACT FLASH INTERFACE (28 PINS)</b>			
CF_D0 / GPIO16	CF_D1 / GPIO17	CF_D2 / GPIO18	CF_D3 / GPIO19
CF_D4 / GPIO20	CF_D5 / GPIO21	CF_D6 / GPIO22	CF_D7 / GPIO23
CF_D8 / GPIO24	CF_D9 / GPIO25	CF_D10 / GPIO26	CF_D11 / GPIO27
CF_D12 / GPIO28	CF_D13 / GPIO29	CF_D14 / GPIO30	CF_D15 / GPIO31
CF_nIOR	CF_nIOW	CF_IRQ	CF_nRESET
CF_IORDY	CF_nCS0	CF_DMACK / TXD / GPIO7	CF_SA0
CF_SA1	CF_SA2	GPIO13 (CF_nCD)	CF_DMARQ / RXD / GPIO2
<b>SMARTMEDIA INTERFACE (17 PINS)</b>			
SM_D0	SM_D1	SM_D2	SM_D3
SM_D4	SM_D5	SM_D6	SM_D7
SM_ALE	SM_CLE	SM_nRE	SM_nWE
SM_nWP	SM_nB/R	SM_nCE	GPIO14 (SM_nCD)
SM_nWPS			
<b>MEMORY STICK INTERFACE (11 PINS)</b>			
MS_BS	MS_D0 / MS_SDIO	MS_SCLK	GPIO12 (MS_INS)
MS_D1	MS_D2	MS_D3	MS_D4
MS_D5	MS_D6	MS_D7	
<b>SECURE DIGITAL / MULTIMEDIACARD INTERFACE (12 PINS)</b>			
SD_CMD	SD_CLK	SD_D0	SD_D1
SD_D2	SD_D3	GPIO6 (SD_WP)	GPIO15 (SD_nCD)
SD_D4	SD_D5	SD_D6	SD_D7
<b>USB INTERFACE (6 PINS)</b>			
USB+	USB-	RBIAS	

## Datasheet

Table 5.1 128-Pin VTQFP Package (continued)

XTAL2	XTAL1 (CLKIN)	REG_EN	
<b>MEMORY/IO INTERFACE (28 PINS)</b>			
MA0 / CLK_SEL0	MA1 / CLK_SEL1	MA2	MA3
MA4	MA5	MA6	MA7
MA8	MA9	MA10	MA11
MA12	MA13	MA14	MA15
MA16	MD0	MD1	MD2
MD3	MD4	MD5	MD6
MD7	nMRD	nMWR	nMCE
<b>MISC (10 PINS)</b>			
nRESET	GPIO3 (VBUS_DET)	GPIO4 (SCL / xD_ID)	GPIO5 (SDA)
LED / GPIO1	GPIO8 / CRD_PWR0	GPIO9 / CRD_PWR1	GPIO10 / CRD_PWR2
GPIO11 / CRD_PWR3	TEST		
<b>DIGITAL, POWER (16 PINS)</b>			
(6) VDD33	(8) VSS	VDD18	VDD18PLL
<b>TOTAL 128</b>			

## Chapter 6 Pin Descriptions

This section provides a detailed description of each signal. The signals are arranged in functional groups according to their associated interface. The pin descriptions are applied when using the internal default firmware and can be referenced in [Chapter 8, "Configuration Options,"](#) on page 24. Please reference [Chapter 1, "Acronyms,"](#) on page 6 for a list of the acronyms used.

The “n” symbol in the signal name indicates that the active, or asserted, state occurs when the signal is at a low voltage level. When “n” is not present in the signal name, the signal is asserted at the high voltage level.

The terms assertion and negation are used exclusively. This is done to avoid confusion when working with a mixture of “active low” and “active high” signals. The term assert, or assertion, indicates that a signal is active, independent of whether that level is represented by a high or low voltage. The term negate, or negation, indicates that a signal is inactive.

### 6.1 128-Pin VTQFP Pin Descriptions

**Table 6.1 USB2250/50i/51/51i 128-Pin VTQFP Pin Descriptions**

NAME	SYMBOL	128-PIN VTQFP	BUFFER TYPE	DESCRIPTION
<b>COMPACT FLASH (CF) INTERFACE</b>				
CF Chip Select 0	CF_nCS0	71	O12PU	This pin is the active low chip select 0 signal for the task file registers of the CF ATA device in True IDE mode. This pin has a weak internal pull-up resistor.
CF Register Address	CF_SA[2:0]	82 83 84	I/O12	These pins are the register select address bits for the CF ATA device.
CF Interrupt	CF_IRQ	74	IPD	This is the active high interrupt request signal from the CF device. This pin has a weak internal pull-down resistor.
CF Data 15-8 / GPIO	CF_D[15:8] /	70 68 66 62 60 90 89 87	I/O12PD	CF_D[15:8]: These pins are the bi-directional data signals CF_D15 - CF_D8 in True IDE mode data transfer.  In True IDE mode, all task file register operations occur on CF_D[7:0], while data transfer occurs on CF_D[15:0].  These bi-directional data signals have weak internal pull-down resistors.
	GPIO[31:24]		I/O12	GPIO[31:24]: These pins may be used either as input, edge sensitive interrupt input, or output. Custom firmware is required to activate this function.

Table 6.1 USB2250/50i/51/51i 128-Pin VTQFP Pin Descriptions (continued)

NAME	SYMBOL	128-PIN VTQFP	BUFFER TYPE	DESCRIPTION
CF Data 7-0 / GPIO	CF_D[7:0] /	69 67 63 61 59 88 86 85	I/O12PD	CF_D[7:0]: These pins are the bi-directional data signals CF_D7 - CF_D0 in True IDE mode data transfer. In True IDE mode, all of the task file register operations occur on CF_D[7:0], while data transfer occurs on CF_D[15:0].  These bi-directional data signals have weak internal pull-down resistors.
	GPIO[23:16]		I/O12	GPIO[23:16]: These pins may be used either as input, edge sensitive interrupt input, or output. Custom firmware is required to activate this function.
IO Ready	CF_IORDY	80	IPU	This pin is the active high input signal for IORDY. This pin has a weak internal pull-up resistor.
CF Card Detection1	GPIO13 (CF_nCD)	58	I/O12	This is a GPIO designated by the default firmware as the Compact Flash card detection pin.
CF Hardware Reset	CF_RESET_N	79	O12	This pin is an active low hardware reset signal to the CF device.
CF IO Read	CF_nIOR	72	O12	This pin is an active low read strobe signal for the CF device.
CF IO Write Strobe	CF_nIOW	73	O12	This pin is an active low write strobe signal for the CF device.
CF DMA request	CF_DMARQ /	117	I	CF_DMARQ: This pin is the DMA request from the device to the CF controller.
	RXD /			RXD: The signal can be used as input to the RXD of UART in the device. Custom firmware is required to activate this function.
	GPIO2		I/O12	GPIO: This pin may be used either as input, edge sensitive interrupt input, or output. Custom firmware is required to activate this function.
CF DMA acknowledge	CF_DMACK /	119	O12	CF_nDMACK: This pin is an active low DMA acknowledge signal for the CF device.
	TXD /			TXD: GPIO7 can be used as an output TXD of UART in the device. Custom firmware is required to activate this function.
	GPIO7		I/O12	GPIO: This pin may be used either as input, edge sensitive interrupt input, or output. Custom firmware is required to activate this function.
<b>SMARTMEDIA (SM) INTERFACE</b>				
SM Write Protect	SM_nWP	47	O12PD	This pin is an active low write protect signal for the SM device and has a weak pull-down resistor that is permanently enabled.

**Table 6.1 USB2250/50i/51/51i 128-Pin VTQFP Pin Descriptions (continued)**

NAME	SYMBOL	128-PIN VTQFP	BUFFER TYPE	DESCRIPTION
SM Address Strobe	SM_ALE	52	O12PD	This pin is an active high Address Latch Enable signal for the SM device and has a weak pull-down resistor that is permanently enabled.
SM Command Strobe	SM_CLE	53	O12PD	This pin is an active high Command Latch Enable signal for the SM device and has a weak pull-down resistor that is permanently enabled.
SM Data 7-0	SM_D[7:0]	39 40 41 42 43 44 45 46	I/O12PD	These pins are the bi-directional data signals SM_D7-SM_D0 and have weak internal pull-down resistors.
SM Read Enable	SM_nRE	55	O12PU	<p>This pin is an active low read strobe signal for the SM device.</p> <p>When using the internal FET, this pin has a weak internal pull-up resistor that is tied to the output of the internal power FET.</p> <p>If an external FET is used (internal FET is disabled), then the internal pull-up is not available (external pull-ups must be used).</p>
SM Write Enable	SM_nWE	48	O12PU	<p>This pin is an active low write strobe signal for the SM device.</p> <p>When using the internal FET, this pin has a weak internal pull-up resistor that is tied to the output of the internal power FET.</p> <p>If an external FET is used (internal FET is disabled), then the internal pull-up is not available (external pull-ups must be used).</p>
SM Write Protect Switch	SM_nWPS	38	IPU	A write-protect seal is detected when this pin is low. This pin has a weak internal pull-up resistor.
SM Busy or Data Ready	SM_nB/R	56	IPU	<p>This pin is connected to the BSY/RDY pin of the SM device.</p> <p>When using the internal FET, this pin has a weak internal pull-up resistor that is tied to the output of the internal power FET.</p> <p>If an external FET is used (internal FET is disabled), then the internal pull-up is not available (external pull-ups must be used).</p>

**Table 6.1 USB2250/50i/51/51i 128-Pin VTQFP Pin Descriptions (continued)**

NAME	SYMBOL	128-PIN VTQFP	BUFFER TYPE	DESCRIPTION
SM Chip Enable	SM_nCE	54	O12PU	This pin is the active low chip enable signal to the SM device.  When using the internal FET, this pin has a weak internal pull-up resistor that is tied to the output of the internal power FET.  If an external FET is used (internal FET is disabled), then the internal pull-up is not available (external pull-ups must be used).
SM Card Detection GPIO	GPIO14 (SM_nCD)	57	I/O12	This is a GPIO designated by the default firmware as the Smart Media card detection pin.
<b>MEMORY STICK (MS) INTERFACE</b>				
MS Bus State	MS_BS	91	O12	This pin is connected to the bus state pin of the MS device.  It is used to control the bus states 0, 1, 2 and 3 (BS0, BS1, BS2 and BS3) of the MS device.
MS Card Insertion GPIO	GPIO12 (MS_INS)	98	IPU	This is a GPIO designated by the default firmware as the Memory Stick card detection pin.
MS System CLK	MS_SCLK	101	O12	This pin is an output clock signal to the MS device. The clock frequency is software configurable.
MS System Data In/Out	MS_D[7:1]	100 97 93 95 99 96 92	I/O12PD	MS_D[7:1]: These pins are the bi-directional data signals for the MS device.  MS_D2 and MS_D3 have weak pull-down resistors. MS_D1 has a pull-down resistor if it is in parallel mode, otherwise it is disabled.  In 4- or 8-bit parallel mode, each MS_D7:1 signal has a weak pull-down resistor.
MS System Data In/Out	MS_D0 /	94	I/O12PD	MS_D0: This pin is one of the bi-directional data signals for the MS device.  In serial mode, the most significant bit (MSB) of each byte is transmitted first by either MSC or the MS device on MS_D0, MS_D2, and MS_D3 (which have weak pull-down resistors). If MS_D1 is in parallel mode, it has a pull-down resistor; Otherwise, it is disabled.  In 4- or 8-bit parallel mode, the MS_D0 signal has a weak pull-down resistor.
	MS_SDIO			MS_SDIO: Serial Data Bus. This pin is responsible for transfer direction and types of data change depending on the bus state.

**Table 6.1 USB2250/50i/51/51i 128-Pin VTQFP Pin Descriptions (continued)**

NAME	SYMBOL	128-PIN VTQFP	BUFFER TYPE	DESCRIPTION
<b>SECURE DIGITAL (SD) / MULTIMEDIACARD (MMC) INTERFACE</b>				
SD Data 7-0	SD_D[7:0]	13 11 19 21 22 23 10 12	I/O12PU	These pins are bi-directional data signals SD_D0 - SD_D7 and have weak pull-up resistors.
SD Clock	SD_CLK	18	O12	This is an output clock signal to the SD/MMC device.  The clock frequency is software configurable.
SD Command	SD_CMD	20	I/O12PU	This is a bi-directional signal that connects to the CMD signal of the SD/MMC device and has a weak internal pull-up resistor.
SD Write Protected GPIO	GPIO6 (SD_WP)	105	I/O12	This is a GPIO designated by the default firmware as the Secure Digital card mechanical write detect pin.
SD Card Detect GPIO	GPIO15 (SD_nCD)	32	I/O12	This is a GPIO designated by the default firmware as the Secure Digital card detection pin.
<b>USB INTERFACE</b>				
USB Bus Data	USB+ USB-	7 8	I/O-U	These pins connect to the USB bus data signals.
USB Transceiver Bias	RBIAS	127	I-R	A 12.0 k $\Omega$ , $\pm$ 1.0% resistor is attached from VSS to this pin in order to set the transceiver's internal bias currents.
24 MHz Crystal Input (External Clock Input)	XTAL1 (CLKIN)	124	ICLKx	This pin can be connected to one terminal of the crystal or it can be connected to an external 24/48 MHz clock when a crystal is not used.  The MA[1:0] pins will be sampled while RESET_N is asserted, and the value will be latched upon RESET_N negation. This will determine the clock source and value.
24 MHz Crystal Output	XTAL2	123	OCLKx	This is the other terminal of the crystal, or it is left open when an external clock source is used to drive XTAL1(CLKIN). It may not be used to drive any external circuitry other than the crystal circuit.



Table 6.1 USB2250/50i/51/51i 128-Pin VTQFP Pin Descriptions (continued)

NAME	SYMBOL	128-PIN VTQFP	BUFFER TYPE	DESCRIPTION
<b>MEMORY / IO INTERFACE</b>				
Memory Data Bus	MD[7:0]	33 29 30 31 34 35 36 37	I/O12PU	These signals are used to transfer data between the internal CPU and the external program memory and have weak internal pull-up resistors.
Memory Address Bus	MA16	28	O12	These signals address memory locations within the external memory.
	MA[15:2]	2 4 107 1 113 24 111 109 106 108 110 112 114 116	O12	These signals address memory locations within the external memory.
	MA[1:0] /  CLK_SEL[1:0]	25 27	O12  I/O12PD	<p>MA[1:0]: These signals address memory locations within the external memory.</p> <p>CLK_SEL[1:0]: During RESET_N assertion, these pins will select the operating frequency of the external clock, and the corresponding weak pull-down resistors are enabled.</p> <p>When RESET_N is negated, the value on these pins will be latched internally and these pins will revert to MA[1:0] functionality; the internal pull-downs will be disabled.</p> <p>CLK_SEL[1:0] = '00'. 24 MHz            CLK_SEL[1:0] = '01'. RESERVED            CLK_SEL[1:0] = '10'. RESERVED            CLK_SEL[1:0] = '11'. 48 MHz</p> <p>If the latched value is '1', the corresponding MA pin is tri-stated when the chip is in power down state.</p> <p>If the latched value is '0', the corresponding MA pin will function identically to MA[15:3] pins at all times (other than during RESET_N assertion).</p>
Memory Write Strobe	nMWR	3	O12	This pin is the active low program Memory Write strobe signal.
Memory Read Strobe	nMRD	115	O12	This pin is the active low program Memory Read strobe signal.

**Table 6.1 USB2250/50i/51/51i 128-Pin VTQFP Pin Descriptions (continued)**

NAME	SYMBOL	128-PIN VTQFP	BUFFER TYPE	DESCRIPTION
Memory Chip Enable	nMCE	26	O12	<p>This pin is the active low program Memory Chip Enable strobe signal.</p> <p>This signal is asserted when any external access is being done by the processor.</p> <p>This signal is held to the logic 'high' while RESET_N is asserted.</p>
<b>MISC</b>				
General Purpose Input/Output	LED /	120	I/O12	LED: GPIO1 can be used as an LED output.
	GPIO1			GPIO: This pin may be used either as input, edge sensitive interrupt input, or output. Custom firmware is required to activate this function.
	GPIO3 (VBUS_DET)	121	I/O12	<p>This pin may be used either as input, edge sensitive interrupt input, or output. Custom firmware is required to activate this function.</p> <p>VBUS is a 3.3 volt input. A resistor divider must be used if connecting to 5 volts of USB power.</p>
	GPIO4  (SCL /  xD_ID)	118	I/O12	GPIO: This pin may be used either as input, edge sensitive interrupt input, or output. Custom firmware is required to activate this function.
			O12	SCL: This is the clock output when used with an external EEPROM.
			I/O12	xD_ID: This is the xD-Picture Card detection pin only applicable to USB2250/USB2250i.
	GPIO5 (SDA)	5	I/O12	<p>This pin may be used either as input, edge sensitive interrupt input, or output. Custom firmware is required to activate this function.</p> <p>SDA: This is the data pin when used with an external serial EEPROM.</p>
	GPIO8 /  CRD_PWR0	14	I/O12	GPIO: This pin may be used either as input, edge sensitive interrupt input, or output. Custom firmware is required to activate this function.
			I/O200	CRD_PWR: Card power drive of 3.3 V at either 100 mA or 200 mA.
	GPIO9 /  CRD_PWR1	78	I/O12	GPIO: This pin may be used either as input, edge sensitive interrupt input, or output. Custom firmware is required to activate this function.
I/O200			CRD_PWR: Card power drive of 3.3 V at either 100 mA or 200 mA.	

Table 6.1 USB2250/50i/51/51i 128-Pin VTQFP Pin Descriptions (continued)

NAME	SYMBOL	128-PIN VTQFP	BUFFER TYPE	DESCRIPTION
General Purpose Input/Output	GPIO10 /  CRD_PWR2	76	I/O12	GPIO: This pin may be used either as input, edge sensitive interrupt input, or output. Custom firmware is required to activate this function.  Requirement: This must be the only FET used to power SM devices. Failure to do this will violate SM voltage specification on SM device pins.
			I/O200	CRD_PWR: Card power drive of 3.3 V at either 100 mA or 200 mA.
	GPIO11 /  CRD_PWR3	16	I/O12	GPIO: This pin may be used either as input, edge sensitive interrupt input, or output. Custom firmware is required to activate this function.
			I/O200	CRD_PWR: Card power drive of 3.3 V at either 100 mA or 200 mA.
RESET Input	RESET_N	64	IS	This active low signal is used by the system to reset the chip. The active low pulse should be at least 1 $\mu$ s wide.
TEST Input	TEST	103	I	Tie this pin to ground for normal operation.
Regulator Enable	REG_EN	6	IPU	This signal is used to enable the internal 1.8 V regulator.
<b>DIGITAL POWER, and GROUND</b>				
1.8 V Digital Core Power	VDD18	49		If the internal regulator is enabled, then this pin must have a 1.0 $\mu$ F (or greater) $\pm$ 20% (ESR <0.1 $\Omega$ ) capacitor to VSS.
1.8 V PLL Power	VDD18PLL	125		If the internal regulator is enabled, then this pin must have a 1.0 $\mu$ F (or greater) $\pm$ 20% (ESR <0.1 $\Omega$ ) capacitor to VSS.
3.3 V Power and Voltage Regulator Input	VDD33	15 50 65 77 104 128		If the internal regulator is enabled, pins 50 and 128 each require an external bypass capacitor of 4.7 $\mu$ F minimum.
Ground	VSS	9 17 51 75 81 102 122 126		Ground Reference

**Note 6.1** Hot-insertion capable card connectors are required for all flash media. It is required for the SD connector to have a Write Protect switch. This allows the chip to detect the MMC card.

**Note 6.2** nMCE is normally asserted except when the 8051 is in standby mode.

## 6.2 Buffer Type Descriptions

**Table 6.2 Buffer Type Descriptions**

BUFFER	DESCRIPTION
I	Input.
IPU	Input with internal weak pull-up resistor.
IPD	Input with internal weak pull-down resistor.
IS	Input with Schmitt trigger.
I/O12	Input/Output buffer with 12 mA sink and 12 mA source.
I/O200	Input/Output buffer 12 mA with FET disabled, 100/200 mA source only when the FET is enabled.
I/O12PD	Input/Output buffer with 12 mA sink and 12 mA source with an internal weak pull-down resistor.
I/O12PU	Input/Output buffer with 12 mA sink and 12 mA source with a pull-up resistor.
O12	Output buffer with 12 mA source.
O12PU	Output buffer with 12 mA sink and 12 mA source, with a pull-up resistor.
O12PD	Output buffer with 12 mA sink and 12 mA source, with a pull-down resistor.
ICLKx	XTAL clock input.
OCLKx	XTAL clock output.
I/O-U	Analog Input/Output as defined in the USB 2.0 Specification.
I-R	RBIAS.

## Chapter 7 Pin Reset State Table




Figure 7.1 Pin Reset States

Table 7.1 Legend for Pin Reset States Table

SYMBOL	DESCRIPTION
0	Output driven low
1	Output driven high
IP	Input enabled
PU	Hardware enables pull-up
PD	Hardware enables pull-down
--	Hardware disables function
Z	Hardware disables pad. Both output driver and input buffers are disabled.

## 7.1 128-Pin Reset States

Figure 7.2 128-Pin Reset States

Table 7.2 USB2250/50i/51/51i 128-Pin Reset States

PIN	PIN NAME	RESET STATE			PIN	PIN NAME	RESET STATE		
		FUNCTION	INPUT / OUTPUT	PU/PD			FUNCTION	INPUT / OUTPUT	PU/PD
85	CF_D0 / GPIO16	GPIO	z	--	58	GPIO13 (CF_nCD)	GPIO	IP	pu
86	CF_D1 / GPIO17	GPIO	z	--	46	SM_D0	SM	z	pd
88	CF_D2 / GPIO18	GPIO	z	--	45	SM_D1	SM	z	pd
59	CF_D3 / GPIO19	GPIO	z	--	44	SM_D2	SM	z	pd
61	CF_D4 / GPIO20	GPIO	z	--	43	SM_D3	SM	z	pd
63	CF_D5 / GPIO21	GPIO	z	--	42	SM_D4	SM	z	pd
67	CF_D6 / GPIO22	GPIO	z	--	41	SM_D5	SM	z	pd
69	CF_D7 / GPIO23	GPIO	z	--	40	SM_D6	SM	z	pd
87	CF_D8 / GPIO24	GPIO	z	--	39	SM_D7	SM	z	pd
89	CF_D9 / GPIO25	GPIO	z	--	52	SM_ALE	SM	z	pd
90	CF_D10 / GPIO26	GPIO	z	--	53	SM_CLE	SM	z	pd
60	CF_D11 / GPIO27	GPIO	z	--	47	SM_nWP	SM	z	pd
62	CF_D12 / GPIO28	GPIO	z	--	38	SM_nWPS	SM	z	--
66	CF_D13 / GPIO29	GPIO	z	--	57	GPIO14 (SM_nCD)	GPIO	IP	pu
68	CF_D14 / GPIO30	GPIO	z	--	91	MS_BS	MS	z	pd
70	CF_D15 / GPIO31	GPIO	z	--	101	MS_SCLK	MS	z	pd
72	CF_nIOR	CF	z	--	94	MS_D0 / MS_SDIO	MS	z	pd
73	CF_nIOW	CF	z	--	92	MS_D1	MS	z	pd
74	CF_nIRQ	CF	z	--	96	MS_D2	MS	z	pd
79	CF_nRESET	CF	z	--	99	MS_D3	MS	z	pd
80	CF_IORDY	CF	z	--	95	MS_D4	MS	z	pd
71	CF_nCS0	CF	z	--	93	MS_D5	MS	z	pd
84	CF_SA0	CF	z	--	97	MS_D6	MS	z	pd
83	CF_SA1	CF	z	--	100	MS_D7	MS	z	pd
82	CF_SA2	CF	z	--	98	GPIO12 (MS_INS)	GPIO	IP	pu
119	CF_DMACK / TXD / GPIO7	GPIO	0	--	20	SD_CMD	SD	z	--

## Datasheet

Table 7.2 USB2250/50i/51/51i 128-Pin Reset States

PIN	PIN NAME	RESET STATE			PIN	PIN NAME	RESET STATE		
		FUNCTION	INPUT / OUTPUT	PU/ PD			FUNCTION	INPUT/ OUTPUT	PU/ PD
117	CF_DMARQ / RXD / GPIO2	GPIO	0	--	34	MD3	MA	z	pu
12	SD_D0	SD	z	--	18	SD_CLK	SD	z	--
10	SD_D1	SD	z	--	31	MD4	MA	z	pu
23	SD_D2	SD	z	--	30	MD5	MA	z	pu
22	SD_D3	SD	z	--	29	MD6	MA	z	pu
21	SD_D4	SD	z	--	33	MD7	MA	z	pu
19	SD_D5	SD	z	--	115	nMRD	MA	1	--
11	SD_D6	SD	z	--	26	nMCE	MA	1	--
13	SD_D7	SD	z	--	120	LED / GPIO1	GPIO	0	--
105	GPIO6 (SD_WP)	GPIO	0	--	118	GPIO4 (SCL / xD_ID)	GPIO	0	--
32	GPIO15 (SD_nCD)	GPIO	IP	pu	14	GPIO8 / CRD_PWR0	GPIO	z	--
27	MA0 / CLK_SEL0	MA	IP	pd	78	GPIO9 / CRD_PWR1	GPIO	z	--
25	MA1 / CLK_SEL1	MA	IP	pd	76	GPIO10 / CRD_PWR2	GPIO	z	--
116	MA2	MA	IP	pd	16	GPIO11 / CRD_PWR3	GPIO	z	--
114	MA3	MA	IP	pd	103	TEST	TEST	IP	--
112	MA4	MA	0	--	64	nRESET	nRESET	IP	--
110	MA5	MA	0	--	1	MA12	MA	0	--
108	MA6	MA	0	--	4	MA14	MA	0	--
106	MA7	MA	0	--	2	MA15	MA	0	--
109	MA8	MA	0	--	3	nMWR	MA	1	--
111	MA9	MA	0	--	121	GPIO3 (VBUS_DET)	GPIO	IP	--
24	MA10	MA	0	--	5	GPIO5 (SDA)	GPIO	0	pu
113	MA11	MA	0	--	55	SM_nRE	SM	z	--
107	MA13	MA	0	--	48	SM_nWE	SM	z	--
28	MA16	MA	0	--	56	SM_nB/R	SM	z	--
37	MD0	MA	z	pu	54	SM_nCE	SM	z	--
36	MD1	MA	z	pu	7	USB+	USB+	z	--
35	MD2	MA	z	pu	8	USB-	USB-	z	--

## Chapter 8 Configuration Options

### 8.1 Card Reader

The SMSC USB2250/50i/51/51i is fully compliant with the following flash media card reader specifications:

- Compact Flash 4.1
  - CF UDMA Modes 0-4
  - CF PIO Modes 0-6
- Secure Digital 2.0
  - HS-SD and HC-SD
  - TransFlash™ and reduced form factor media
- MultiMediaCard 4.2
  - 1/4/8 bit MMC
- Memory Stick 1.43
- Memory Stick Pro Format 1.02
- Memory Stick Pro-HG Duo Format 1.01
  - Memory Stick, MS Duo, HS-MS, MS Pro-HG, MS Pro
- Memory Stick Duo 1.10
- Smart Media 1.3
- xD-Picture Card 1.2

#### 8.1.1 VBus Detect

According to Section 7.2.1 of the USB 2.0 Specification, a device cannot provide power to its D+ or D- pull-up resistors unless the upstream port's VBUS is in the asserted (powered) state. The VBUS\_DET pin on the device monitors the state of the upstream VBUS signal and will not pull-up the D+ resistor if VBUS is not active. If VBUS goes from an active to an inactive state (not powered), the device will remove power from the D+ pull-up resistor within 10 seconds.

### 8.2 System Configurations

#### 8.2.1 EEPROM

The USB2250/50i/51/51i can be configured via a 2-wire (I<sup>2</sup>C) EEPROM (512x8) flash device containing the options for the USB2250/50i/51/51i. If an external configuration device does not exist the internal default values will be used. If one of the external devices is used for configuration, the OEM can update the values through the USB interface. The device will then “attach” to the upstream USB host.

The USBDM tool set is available in the USB224x/USB225x Card Reader software release package. To download the software package from SMSC's website, please visit:

[https://www2.smsc.com/mkt/CW\\_SFT\\_PUB.nsf/Agreements/OBJ+Card+Reader](https://www2.smsc.com/mkt/CW_SFT_PUB.nsf/Agreements/OBJ+Card+Reader)

to go to the [OBJ Card Reader Software Download Agreement](#). Review the license, and if you agree, check the "I agree" box and then select “Confirm”. You will then be able to download the USB224x/USB225x Card reader combo release package zip file containing the USBDM tool set. Please note that the following applies to the system values and descriptions when used:

- N/A = Not applicable to this part
- Reserved = For internal use



## Datasheet

## 8.2.2 EEPROM Data Descriptor

Table 8.1 Internal Flash Media Controller Configurations

ADDRESS	REGISTER NAME	DESCRIPTION	INTERNAL DEFAULT VALUE
00h	USB_SER_LEN	USB Serial String Descriptor Length	1Ah
01h	USB_SER_TYP	USB Serial String Descriptor Type	03h
02h-19h	USB_SER_NUM	USB Serial Number	"000000225001" (See <a href="#">Note 8.1</a> )
1Ah-1Bh	USB_VID	USB Vendor Identifier	0424
1Ch-1Dh	USB_PID	USB Product Identifier	2250
1Eh	USB_LANG_LEN	USB Language String Descriptor Length	04h
1Fh	USB_LANG_TYP	USB Language String Descriptor Type	03h
20h	USB_LANG_ID_LSB	USB Language Identifier Least Significant Byte	09h (See <a href="#">Note 8.2</a> )
21h	USB_LANG_ID_MSB	USB Language Identifier Most Significant Byte	04h (See <a href="#">Note 8.2</a> )
22h	USB_MFR_STR_LEN	USB Manufacturer String Descriptor Length	10h
23h	USB_MFR_STR_TYP	USB Manufacturer String Descriptor Type	03h
24h-31h	USB_MFR_STR	USB Manufacturer String	"Generic" (See <a href="#">Note 8.1</a> )
32h-5Dh	Reserved	-	00h
5Eh	USB_PRD_STR_LEN	USB Product String Descriptor Length	24h
5Fh	USB_PRD_STR_TYP	USB Product String Descriptor Type	03h
60h-99h	USB_PRD_STR	USB Product String	"Flash Card Reader" (See <a href="#">Note 8.1</a> )
9Ah	USB_BM_ATT	USB BmAttribute	80h
9Bh	USB_MAX_PWR	USB Max Power	30h (96 mA)
9Ch	ATT_LB	Attribute Lo byte	40h (Reverse SD_WP only)
9Dh	ATT_HLB	Attribute Hi Lo byte	00h
9Eh	ATT_LHB	Attribute Lo Hi byte	00h
9Fh	ATT_HB	Attribute Hi byte	00h
A0h	MS_PWR_LB	Memory Stick Device Power Lo byte	08h
A1h	MS_PWR_HB	Memory Stick Device Power Hi byte	00h

**Table 8.1 Internal Flash Media Controller Configurations (continued)**

ADDRESS	REGISTER NAME	DESCRIPTION	INTERNAL DEFAULT VALUE
A2h	CF_PWR_LB	Compact Flash Device Power Lo byte	80h
A3h	CF_PWR_HB	Compact Flash Device Power Hi byte	00h
A4h	SM_PWR_LB	Smart Media Device Power Lo byte	00h
A5h	SM_PWR_HB	Smart Media Device Power Hi byte	08h
A6h	SD_PWR_LB	Secure Digital Device Power Lo byte	00h
A7h	SD_PWR_HB	Secure Digital Device Power Hi byte	80h
A8h	LED_BLK_INT	LED Blink Interval	02h
A9h	LED_BLK_DUR	LED Blink After Access	28h
AAh - B0h	DEV0_ID_STR	Device 0 Identifier String	"CF"
B1h - B7h	DEV1_ID_STR	Device 1 Identifier String	"MS"
B8h - BEh	DEV2_ID_STR	Device 2 Identifier String	"SM"
BFh - C5h	DEV3_ID_STR	Device 3 Identifier String	"SD/MMC"
C6h - CDh	INQ_VEN_STR	Inquiry Vendor String	"Generic"
CEh-D2h	INQ_PRD_STR	Inquiry Product String	2250
D3h	DYN_NUM_LUN	Dynamic Number of LUNs	FFh
D4h - D7h	DEV_LUN_MAP	Device to LUN Mapping	FFh, FFh, FFh, FFh
D8h - DAh	Reserved	-	00h, 03h, 07h
DBh - DDh	Reserved	-	5Ch, 56h, 97h
DEh-FBh	Not Applicable	-	00h
FCh-FFh	NVSTORE_SIG	Non-Volatile Storage Signature	"ATA2"

**Note 8.1** This value is a UNICODE UTF-16LE encoded string value that meets the USB 2.0 specification (Revision 2.0, 2000). Values in double quotations without this note are ASCII values.

**Note 8.2** For a list of the most current 16-bit language ID's defined by the USB-IF, please visit <http://www.unicode.org> or consult *The Unicode Standard, Worldwide Character Encoding*, (Version 4.0), The Unicode Consortium, Addison-Wesley Publishing Company, Reading, Massachusetts.

## Datasheet

## 8.2.3 EEPROM Data Descriptor Register Descriptions

### 8.2.3.1 00h: USB Serial String Descriptor Length

BYTE	NAME	DESCRIPTION
0	USB_SER_LEN	USB serial string descriptor length as defined by Section 9.6.7 “String” of the USB 2.0 Specification (Revision 2.0, 2000). This field is the “bLength” which describes the size of the string descriptor (in bytes).

### 8.2.3.2 01h: USB Serial String Descriptor Type

BYTE	NAME	DESCRIPTION
1	USB_SER_TYP	USB serial string descriptor type as defined by Section 9.6.7 “String” of the USB 2.0 Specification (Revision 2.0, 2000). This field is the “bDescriptorType” which is a constant value associated with a string descriptor type.

### 8.2.3.3 02h-19h: USB Serial Number Option

BYTE	NAME	DESCRIPTION
25:2	USB_SER_NUM	Maximum string length is 12 hex digits. Must be unique to each device.

### 8.2.3.4 1Ah-1Bh: USB Vendor ID Option

BYTE	NAME	DESCRIPTION
1:0	USB_VID	This ID is unique for every vendor. The vendor ID is assigned by the USB Implementer’s Forum.

### 8.2.3.5 1Ch-1Dh: USB Product ID Option

BYTE	NAME	DESCRIPTION
1:0	USB_PID	This ID is unique for every product. The product ID is assigned by the vendor.

### 8.2.3.6 1Eh: USB Language Identifier Descriptor Length

BYTE	NAME	DESCRIPTION
0	USB_LANG_LEN	USB language ID string descriptor length as defined by Section 9.6.7 “String” of the USB 2.0 Specification (Revision 2.0, 2000). This field is the “bLength” which describes the size of the string descriptor (in bytes).

**8.2.3.7 1Fh: USB Language Identifier Descriptor Type**

BYTE	NAME	DESCRIPTION
1	USB_LANG_TYP	USB language ID string descriptor type as defined by Section 9.6.7 “String” of the USB 2.0 Specification (Revision 2.0, 2000). This field is the “bDescriptorType” which is a constant value associated with a string descriptor type.

**8.2.3.8 20h: USB Language Identifier Least Significant Byte**

BYTE	NAME	DESCRIPTION
2	USB_LANG_ID_LSB	English language code = ‘0409’. See <a href="#">Note 8.2</a> to reference additional language ID’s defined by the USB-IF.

**8.2.3.9 21h: USB Language Identifier Most Significant Byte**

BYTE	NAME	DESCRIPTION
3	USB_LANG_ID_MSB	English language code = ‘0409’. See <a href="#">Note 8.2</a> to reference additional language ID’s defined by the USB-IF.

**8.2.3.10 22h: USB Manufacturer String Descriptor Length**

BYTE	NAME	DESCRIPTION
0	USB_MFR_STR_LEN	USB manufacturer string descriptor length as defined by Section 9.6.7 “String” of the USB 2.0 Specification (Revision 2.0, 2000). This field is the “bLength” which describes the size of the string descriptor (in bytes).

**8.2.3.11 23h: USB Manufacturer String Descriptor Type**

BYTE	NAME	DESCRIPTION
1	USB_MFR_STR_TYP	USB manufacturer string descriptor type as defined by Section 9.6.7 “String” of the USB 2.0 Specification (Revision 2.0, 2000). This field is the “bDescriptorType” which is a constant value associated with a string descriptor type.

**8.2.3.12 24h-31h: USB Manufacturer String Option**

BYTE	NAME	DESCRIPTION
15:2	USB_MFR_STR	Maximum string length is 29 characters.

**8.2.3.13 32h-5Dh: Reserved**

BYTE	NAME	DESCRIPTION
59:16	Reserved	Reserved.

## Datasheet

**8.2.3.14 5Eh: USB Product String Descriptor Length**

BYTE	NAME	DESCRIPTION
0	USB_PRD_STR_LEN	USB product string descriptor length as defined by Section 9.6.7 “String” of the USB 2.0 Specification (Revision 2.0, 2000). This field is the “bLength” which describes the size of the string descriptor (in bytes). Maximum string length is 29 characters

**8.2.3.15 5Fh: USB Product String Descriptor Type**

BYTE	NAME	DESCRIPTION
1	USB_PRD_STR_TYP	USB product string descriptor type as defined by Section 9.6.7 “String” of the USB 2.0 Specification (Revision 2.0, 2000). This field is the “bDescriptorType” which is a constant value associated with a string descriptor type.

**8.2.3.16 60h-99h: USB Product String Option**

BYTE	NAME	DESCRIPTION
59:2	USB_PRD_STR	This string will be used during the USB enumeration process in the Windows <sup>®</sup> operating system. Maximum string length is 29 characters.

**8.2.3.17 9Ah: USB BmAttribute (1 byte)**

BIT	NAME	DESCRIPTION
7:0	USB_BM_ATT	<p>Self- or Bus-Power: Selects between self- and bus-powered operation.</p> <p>The hub is either self-powered (draws less than 2 mA) or bus-powered (limited to 100 mA maximum power prior to being configured by the host controller).</p> <p>When configured as a bus-powered device, the SMSC device consumes less than 100 mA of current prior to being configured. After configuration, the bus-powered SMSC device (along with all associated device circuitry, any embedded devices if part of a compound device, and 100 mA per externally available downstream port) must consume no more than 500 mA of current. The current consumption is system dependent, and the OEM must ensure that the USB 2.0 Specification is not violated.</p> <p>When configured as a self-powered device, &lt;1 mA of current is consumed and all ports are available, with each port being capable of sourcing 500 mA of current.</p> <p><b>80 = Bus-powered operation (default)</b>  C0 = Self-powered operation  A0 = Bus-powered operation with remote wake-up  E0 = Self-powered operation with remote wake-up</p>

**8.2.3.18 9Bh: USB MaxPower (1 byte)**

BIT	NAME	DESCRIPTION
7:0	USB_MAX_PWR	USB Max Power per the USB 2.0 Specification. Do NOT set this value greater than 100 mA.

**8.2.3.19 9Ch-9Fh: Attribute Byte Descriptions**

BYTE	BYTE NAME	BIT	DESCRIPTION
0	ATT_LB	3:0	Always reads '0'.
		4	Inquire Manufacturer and Product ID Strings '1' - Use the Inquiry Manufacturer and Product ID Strings. '0' (default) - Use the USB Descriptor Manufacturer and Product ID Strings.
		5	Always reads '0'.
		6	Reverse SD Card Write Protect Sense '1' (default) - SD cards will be write protected when SW_nWP is high, and writable when SW_nWP is low. '0' - SD cards will be write protected when SW_nWP is low, and writable when SW_nWP is high.
		7	Reserved.
1	ATT_HLB	3:0	Always reads '0'.
		4	Activity LED True Polarity '1' - Activity LED to Low True. '0' (default) - Activity LED polarity to High True.
		5	Common Media Insert / Media Activity LED '1' - The activity LED will function as a common media inserted/media access LED. '0' (default) - The activity LED will remain in its idle state until media is accessed.
		6	Always reads '0'.
		7	Reserved.
2	ATT_LHB	0	Attach on Card Insert / Detach on Card Removal '1' - Attach on Insert is enabled. '0' (default) - Attach on Insert is disabled.
		1	Always reads '0'.
		2	Enable Device Power Configuration '1' - Custom Device Power Configuration stored in the NVSTORE is used. '0' (default) - Default Device Power Configuration is used.
		7:3	Always reads '0'.
3	ATT_HB	6:0	Always reads '0'.
		7	xD Player Mode

## Datasheet

## 8.2.4 A0h-A7h: Device Power Configuration

The USB2250/50i/51/51i has four internal FETs which can be utilized for card power. This section describes the default internal configuration. The settings are stored in NVSTORE and provide the following features:

1. A card can be powered by an external FET or by an internal FET.
2. The power limit can be set to 100 mA or 200 mA (Default) for the internal FET.

Each media uses two bytes to store its device power configuration. Bit 3 selects between internal or external card power FET options. For internal FET card power control, bits 0 through 2 are used to set the power limit. The "Device Power Configuration" bits are ignored unless the "Enable Device Power Configuration" bit is set. See [Section 8.2.3.19, "9Ch-9Fh: Attribute Byte Descriptions," on page 30](#).

### 8.2.4.1 A0h-A1h: Memory Stick Device Power Configuration

FET	TYPE	BITS	BIT TYPE	DESCRIPTION
0	FET Lo Byte MS_PWR_LB	3:0	Low Nibble	0000b Disabled
1		7:4	High Nibble	
2	FET Hi Byte MS_PWR_HB	3:0	Low Nibble	0000b Disabled 0001b External FET enabled 1000b Internal FET with 100 mA power limit <b>1010b Internal FET with 200 mA power limit</b>
3		7:4	High Nibble	0000b Disabled

### 8.2.4.2 A2h-A3h: Compact Flash Device Power Configuration

FET	TYPE	BITS	BIT TYPE	DESCRIPTION
0	FET Lo Byte CF_PWR_LB	3:0	Low Nibble	0000b Disabled
1		7:4	High Nibble	
2	FET Hi Byte CF_PWR_HB	3:0	Low Nibble	0000b Disabled 0001b External FET enabled 1000b Internal FET with 100 mA power limit <b>1010b Internal FET with 200 mA power limit</b>
3		7:4	High Nibble	0000b Disabled

### 8.2.4.3 A4h-A5h: Smart Media Device Power Configuration

FET	TYPE	BITS	BIT TYPE	DESCRIPTION
0	FET Lo Byte SM_PWR_LB	3:0	Low Nibble	0000b Disabled
1		7:4	High Nibble	

FET	TYPE	BITS	BIT TYPE	DESCRIPTION
2	FET Hi Byte SM_PWR_HB	3:0	Low Nibble	0000b Disabled 0001b External FET enabled 1000b Internal FET with 100 mA power limit <b>1010b Internal FET with 200 mA power limit</b>
3		7:4	High Nibble	0000b Disabled

#### 8.2.4.4 A6h-A7h: Secure Digital Device Power Configuration

FET	TYPE	BITS	BIT TYPE	DESCRIPTION
0	FET Lo Byte SD_PWR_LB	3:0	Low Nibble	0000b Disabled
1		7:4	High Nibble	
2	FET Hi Byte SD_PWR_HB	3:0	Low Nibble	0000b Disabled 0001b External FET enabled 1000b Internal FET with 100 mA power limit <b>1010b Internal FET with 200 mA power limit</b>
3		7:4	High Nibble	0000b Disabled

#### 8.2.4.5 A8h: LED Blink Interval

BYTE	NAME	DESCRIPTION
0	LED_BLK_INT	The blink rate is programmable in 50 ms intervals. The high bit (7) indicates an idle state:  '0' - Off '1' - On  The remaining bits (6:0) are used to determine the blink interval up to a max of 63 x 50 ms.

#### 8.2.4.6 A9h: LED Blink Duration

BYTE	NAME	DESCRIPTION
1	LED_BLK_DUR	LED Blink After Access. This byte is used to designate the number of seconds that the GPIO1 LED will continue to blink after a drive access. Setting this byte to "05" will cause the GPIO 1 LED to blink for 5 seconds after a drive access.

### 8.2.5 Device ID Strings

These bytes are used to specify the LUN descriptor returned by the device. These bytes are used in combination with the device to LUN mapping bytes in applications where the OEM wishes to reorder and rename the LUNs. If multiple devices are mapped to the same LUN (a COMBO LUN), then the CLUN#\_ID\_STR will be used to name the COMBO LUN instead of the individual device strings. When applicable, the "SM" value will be overridden with xD once an xD-Picture Card has been identified.



## Datasheet

**8.2.5.1 AAh-B0h: Device 0 Identifier String**

BYTE	NAME	DESCRIPTION
6:0	DEV0_ID_STR	Not applicable.

**8.2.5.2 B1h-B7h: Device 1 Identifier String**

BYTE	NAME	DESCRIPTION
6:0	DEV1_ID_STR	This ID string is associated with the Memory Stick device.

**8.2.5.3 B8h-BEh: Device 2 Identifier String**

BYTE	NAME	DESCRIPTION
6:0	DEV2_ID_STR	This ID string is associated with the Smart Media device.

**8.2.5.4 BFh-C5h: Device 3 Identifier String**

BYTE	NAME	DESCRIPTION
6:0	DEV3_ID_STR	This ID string is associated with the Secure Digital / MultiMediaCard device.

**8.2.5.5 C6h-CDh: Inquiry Vendor String**

BYTE	NAME	DESCRIPTION
7:0	INQ_VEN_STR	If bit 4 of the 1st attribute byte is set, the device will use these strings in response to a USB inquiry command, instead of the USB descriptor manufacturer and product ID strings.

**8.2.5.6 CEh-D2h: Inquiry Product String**

BYTE	NAME	DESCRIPTION
4:0	INQ_PRD_STR	If bit 4 of the 1st attribute byte is set, the device will use these strings in response to a USB inquiry command, instead of the USB descriptor manufacturer and product ID strings.

**8.2.5.7 D3h: Dynamic Number of LUNs**

BIT	NAME	DESCRIPTION
7:0	DYN_NUM_LUN	<p>These bytes are used to specify the number of LUNs the device exposes to the host. These bytes are also used for icon sharing by assigning more than one LUN to a single icon. This is used in applications where the device utilizes a combo socket and the OEM wishes to have only a single icon displayed for one or more interfaces.</p> <p>If this field is set to "FF", the program assumes that you are using the default value and icons will be configured per the default configuration.</p>

### 8.2.5.8 D4h-D7h: Device to LUN Mapping

BYTE	NAME	DESCRIPTION
3:0	DEV_LUN_MAP	<p>These registers map a device controller (SD/MMC, SM, and MS) to a Logical Unit Number (LUN). The device reports the mapped LUNs to the USB host in the USB descriptor during enumeration. The icon installer associates custom icons with the LUNs specified in these fields.</p> <p>Setting a register to "FF" indicates that the device is not mapped. Setting all of the DEV_LUN_MAP registers for all devices to "FF" forces the use of the default mapping configuration. Not all configurations are valid. Valid configurations depend on the hardware, packaging, and OEM board layout. The number of unique LUNs mapped must match the value in the <a href="#">Section 8.2.5.7, "D3h: Dynamic Number of LUNs,"</a> on page 33.</p>

### 8.2.5.9 D8h-FBh: Not Applicable

BYTE	NAME	DESCRIPTION
35:0	Not Applicable	Not Applicable.

### 8.2.5.10 FCh-FFh: Non-Volatile Storage Signature

BYTE	NAME	DESCRIPTION
3:0	NVSTORE_SIG	This signature is used to verify the validity of the data in the first 256 bytes of the configuration area. The signature must be set to 'ATA2' for USB2250/50i/51/51i.

## 8.3 Default Configuration Option

The SMSC device can be configured via its internal default configuration. Please see [Section 8.2.2, "EEPROM Data Descriptor"](#) for specific details on how to enable default configuration. Please refer to [Table 8.1](#) for the internal default values that are loaded when this option is selected.

### 8.3.1 External Hardware nRESET

A valid hardware reset is defined as assertion of nRESET for a minimum of 1  $\mu$ s after all power supplies are within operating range. While reset is asserted, the device (and its associated external circuitry) consumes less than 500  $\mu$ A of current.

Assertion of nRESET (external pin) causes the following:

1. The PHY is disabled and the differential pair will be in a high-impedance state.
2. All transactions immediately terminate; no states are saved.
3. All internal registers return to the default state.
4. The external crystal oscillator is halted.
5. The PLL is halted.
6. The processor is reset.
7. All media interfaces are reset.

## Datasheet

## 8.3.1.1 nRESET for EEPROM Configuration




Figure 8.1 nRESET Timing for EEPROM Mode

Table 8.2 nRESET Timing for EEPROM Mode

NAME	DESCRIPTION	MIN	TYP	MAX	UNITS
t1	nRESET asserted	1			$\mu$ sec
t2	Device recovery/stabilization			500	$\mu$ sec
t3	8051 programs device configuration		20	50	msec
t4	USB attach			100	msec
t5	Host acknowledges attach and signals USB reset	100			msec
t6	USB idle		Undefined		msec
t7	Ready to handle requests (with or without data)			5	msec

**Note:** All power supplies must have reached the operating levels mandated in [Chapter 10, DC Parameters](#), prior to (or coincident with) the assertion of nRESET.

## 8.3.2 USB Bus Reset

In response to the upstream port signaling a reset to the device, the device does the following:

1. Sets default address to '0'.
2. Sets configuration to: Unconfigured.
3. All transactions are stopped.
4. Processor reinitializes and restarts.
5. All media interfaces are disabled.

## Chapter 9 AC Specifications

### 9.1 Oscillator/Crystal

Parallel Resonant, Fundamental Mode, 24 MHz  $\pm$  350 ppm.




Figure 9.1 Typical Crystal Circuit

Table 9.1 Crystal Circuit Legend

SYMBOL	DESCRIPTION	IN ACCORDANCE WITH
$C_0$	Crystal shunt capacitance	Crystal manufacturer's specification (See <a href="#">Note 9.1</a> )
$C_L$	Crystal load capacitance	
$C_B$	Total board or trace capacitance	OEM board design
$C_S$	Stray capacitance	SMSC IC and OEM board design
$C_{XTAL}$	XTAL pin input capacitance	SMSC IC
$C_1$ $C_2$	Load capacitors installed on OEM board	Calculated values based on Figure 9.2, "Capacitance Formulas" (See <a href="#">Note 9.2</a> )

$$C_1 = 2 \times (C_L - C_0) - C_{S1}$$

$$C_2 = 2 \times (C_L - C_0) - C_{S2}$$

Figure 9.2 Capacitance Formulas

**Note 9.1**  $C_0$  is usually included (subtracted by the crystal manufacturer) in the specification for  $C_L$  and should be set to '0' for use in the calculation of the capacitance formulas in Figure 9.2, "Capacitance Formulas". However, the OEM PCB itself may present a parasitic capacitance between XTAL1 and XTAL2. For an accurate calculation of  $C_1$  and  $C_2$ , take the parasitic capacitance between traces XTAL1 and XTAL2 into account.

**Note 9.2** Each of these capacitance values is typically approximately 18 pF.

## Datasheet

## 9.2 Ceramic Resonator


24 MHz  $\pm$  350 ppm

Figure 9.3 Ceramic Resonator Usage with SMSC IC

## 9.3 External Clock

50% Duty cycle  $\pm$  10%, 24/48 MHz  $\pm$  350 ppm, Jitter < 100 ps rms.

The external clock is recommended to conform to the signaling level designated in the JESD76-2 specification on 1.8 V CMOS Logic. XTAL2 should be treated as a no connect.


## Chapter 10 DC Parameters

### 10.1 Maximum Guaranteed Ratings

PARAMETER	SYMBOL	MIN	MAX	UNITS	COMMENTS
Storage Temperature	$T_A$	-55	150	°C	
Lead Temperature				°C	Please refer to JEDEC specification J-STD-020D.
3.3 V supply voltage	$V_{DD33}$	-0.5	4.0	V	
Voltage on USB+ and USB- pins		-0.5	$(3.3 \text{ V supply voltage} + 2) \leq 6$	V	
Voltage on GPIO8, 9, 10 & 11		-0.5	$V_{DD33} + 0.3$	V	When internal power FET operation of these pins are enabled, these pins may be simultaneously shorted to ground or any voltage up to 3.63 V indefinitely, without damage to the device as long as $V_{DD33}$ is less than 3.63 V and $T_A$ is less than 70°C.
Voltage on any signal pin		-0.5	$V_{DD33} + 0.3$	V	
Voltage on XTAL1		-0.5	3.6	V	
Voltage on XTAL2		-0.5	$V_{DD18} + 0.3$	V	

**Note 10.1** Stresses above the specified parameters may cause permanent damage to the device. This is a stress rating only and functional operation of the device at any condition above those indicated in the operation sections of this specification is not implied.

**Note 10.2** When powering this device from laboratory or system power supplies, it is important that the absolute maximum ratings not be exceeded or device failure can result. Some power supplies exhibit voltage spikes on their outputs when the AC power is switched on or off. In addition, voltage transients on the AC power line may appear on the DC output. When this possibility exists, it is suggested that a clamp circuit be used.



**Figure 10.1 Supply Rise Time Model**

**Note 10.3** When powering the device, the maximum power supply ramp time should be set at a rate faster than 400  $\mu$ s. This speed is important to ensure that the device resets properly. Measure rise time at 10% and 90%.

## Datasheet

## 10.2 Operating Conditions

PARAMETER	SYMBOL	MIN	MAX	UNITS	COMMENTS
<b>Operating Temperature</b>					Ambient temperature in still air.
Commercial Part	$T_A$	0	70	°C	
Industrial Part	$T_A$	-40	85	°C	
3.3 V supply voltage	$V_{DD33}$	3.0	3.6	V	(Note 10.4)
3.3 V supply rise time	$t_{RT}$	0	400	$\mu$ s	(See Figure 10.1 and Note 10.3)
Voltage on USB+ and USB- pins		-0.3	5.5	V	If any 3.3 V supply voltage drops below 3.0 V, then the MAX becomes: $(3.3 \text{ V supply voltage}) + 0.5 \leq 5.5$
Voltage on any signal pin		-0.3	$V_{DD33}$	V	
Voltage on XTAL1		-0.3	$V_{DD33}$	V	
Voltage on XTAL2		-0.3	$V_{DD18}$	V	

**Note 10.4** A 3.3 V regulator with an output tolerance of 1% must be used if the output of the internal power FET's must support a 5% tolerance.

## 10.3 DC Electrical Characteristics

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	COMMENTS
<b>I, IPU, IPD Type Input Buffer</b>						
Low Input Level	$V_{ILI}$			0.8	V	TTL Levels
High Input Level	$V_{IHI}$	2.0			V	
Pull Down	PD		72		$\mu$ A	
Pull Up	PU		58		$\mu$ A	
<b>IS Type Input Buffer</b>						
Low Input Level	$V_{ILI}$			0.8	V	TTL Levels
High Input Level	$V_{IHI}$	2.0			V	
Hysteresis	$V_{HYSI}$		420		mV	
<b>ICLK Input Buffer</b>						
Low Input Level	$V_{ILCK}$			0.5	V	
High Input Level	$V_{IHCK}$	1.4			V	
Input Leakage	$I_{IL}$	-10		+10	$\mu$ A	$V_{IN} = 0 \text{ to } V_{DD33}$

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	COMMENTS
<b>Input Leakage</b> (All I and IS buffers)						
Low Input Leakage	$I_{IL}$	-10		+10	$\mu\text{A}$	$V_{IN} = 0$
High Input Leakage	$I_{IH}$	-10		+10	$\mu\text{A}$	$V_{IN} = V_{DD33}$
<b>O12 Type Buffer</b>						
Low Output Level	$V_{OL}$			0.4	V	$I_{OL} = 12 \text{ mA @ } V_{DD33} = 3.3 \text{ V}$
High Output Level	$V_{OH}$	$V_{DD33} - 0.4$			V	$I_{OH} = -12 \text{ mA @ } V_{DD33} = 3.3 \text{ V}$
Output Leakage	$I_{OL}$	-10		+10	$\mu\text{A}$	$V_{IN} = 0 \text{ to } V_{DD33}$ (Note 10.5)
<b>I/O12, I/O12PU &amp; I/O12PD Type Buffer</b>						
Low Output Level	$V_{OL}$			0.4	V	$I_{OL} = 12 \text{ mA @ } V_{DD33} = 3.3 \text{ V}$
High Output Level	$V_{OH}$	$V_{DD33} - 0.4$			V	$I_{OH} = -12 \text{ mA @ } V_{DD33} = 3.3 \text{ V}$
Output Leakage	$I_{OL}$	-10		+10	$\mu\text{A}$	$V_{IN} = 0 \text{ to } V_{DD33}$ (Note 10.5)
Pull Down	PD		72		$\mu\text{A}$	
Pull Up	PU		58		$\mu\text{A}$	
<b>IO-U</b> (Note 10.6)						
<b>I-R</b> (Note 10.7)						



## Datasheet

PARAMETER	SYMBOL	MIN	TYP	MAX	UNITS	COMMENTS
<b>I/O200</b> <b>Integrated Power FET for GPIO8, GPIO9, GPIO10, &amp; GPIO11</b>						
High Output Current Mode	$I_{OUT}$	200			mA	$V_{drop_{FET}} = 0.46\text{ V}$
Low Output Current Mode (Note 10.8)	$I_{OUT}$	100			mA	$V_{drop_{FET}} = 0.23\text{ V}$
On Resistance (Note 10.8)	$R_{DS_{ON}}$			2.1	$\Omega$	$I_{FET} = 70\text{ mA}$
Output Voltage Rise Time	$t_{DS_{ON}}$			800	$\mu\text{s}$	$C_{LOAD} = 10\ \mu\text{F}$
Supply Current Unconfigured	$I_{CC_{INIT}}$		80	90	mA	
Supply Current Active	$I_{CC}$		110	140	mA	$V_{DD33} = 3.3\text{ V}$
Full Speed	$I_{CC}$		135	165	mA	
High Speed	$I_{CC}$					
Supply Current Suspend	$I_{CSBY}$		350	750	$\mu\text{A}$	$V_{DD33}, V = 3.3\text{ V}$
Industrial Temperature Suspend	$I_{CSBYI}$		350	950	$\mu\text{A}$	

**Note 10.5** Output leakage is measured with the current pins in high impedance.

**Note 10.6** See The USB 2.0 Specification, Chapter 7, for USB DC electrical characteristics

**Note 10.7** RBIAS is a 3.3 V tolerant analog pin.

**Note 10.8** Output current range is controlled by program software, software disables FET during short circuit condition.

**Note 10.9** The assignment of each Integrated Card Power FET to a designated Card Connector is controlled by both firmware and the specific board implementation. Firmware will default to the settings listed in Table 11.1, "GPIO Usage," on page 43.

**Note 10.10** The 3.3 V supply should be at least at 75% of its operating condition before the 1.8 V supply is allowed to ramp up.

## 10.4 Capacitance

$T_A = 25^\circ\text{C}$ ;  $f_c = 1\text{ MHz}$ ;  $V_{DD}, V_{DDP} = 1.8\text{ V}$

**Table 10.1 Pin Capacitance**

PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITION
		MIN	TYP	MAX		
Clock Input Capacitance	$C_{XTAL}$			2	pF	All pins (except USB pins and pins under test) are tied to AC ground.
Input Capacitance	$C_{IN}$			10	pF	
Output Capacitance	$C_{OUT}$			20	pF	

## 10.5 Package Thermal Specification

**Table 10.2 128-Pin VTQFP Package Thermal Parameters**

PARAMETER	VELOCITY (meters/sec)	SYMBOL	VALUE	UNIT
Thermal Resistance	0	$\Theta_{JA}$	55	°C/W
	1		48	
	2		45	
Junction-to-Top-of-Package	0	$\Psi_{JT}$	18	°C/W
	1		18	
	2		18	

**Note 10.11** Thermal parameters are measured or estimated for devices with the exposed pad soldered to thermal vias in a multilayer 2S2P PCB per JESD51. Thermal resistance is measured from the die to the ambient air.

## Chapter 11 GPIO Usage

Table 11.1 GPIO Usage

NAME	ACTIVE LEVEL	SYMBOL	DESCRIPTION AND NOTE
GPIO1	H	LED	LED indicator
GPIO2	H	CF_DMARQ / RXD	Compact Flash DMA request / Receive Port of Debugger
GPIO3	H	VBUS_DET	USB Vbus detect
GPIO4	H	SCL / xD_ID	Serial EEPROM clock output / xD-Picture Card detect
GPIO5	H	SDA	Serial EEPROM data
GPIO6	L	SD_WP	SD Write Protect
GPIO7	H	CF_DMACK / TXD	Compact Flash DMA acknowledge / Transmit Port of Debugger
GPIO8	L	CRD_PWR0	Card Power Control
GPIO9	L	CRD_PWR1	Card Power Control
GPIO10	L	CRD_PWR2	Card Power Control
GPIO11	L	CRD_PWR3	Card Power Control
GPIO12	L	MS_INS	Memory Stick Card Insertion
GPIO13	L	CF_nCD	Compact Flash card detect
GPIO14	L	xD_nCD	xD-Picture Card detect
GPIO15	L	SD_nCD	Secure Digital card detect
GPIO16-32	USER	GPIO [32:16]	User defined

# Chapter 12 Package Outline




Figure 12.1 128-Pin VTQFP, 14x14x1.0 mm Body, 2.0 mm Pitch