

## 16 M-BIT DYNAMIC RAM

## 1 M-WORD BY 16-BIT, FAST PAGE MODE, BYTE READ/WRITE MODE

**Description**

The  $\mu$ PD42S16160, 4216160, 42S18160, 4218160 are 1,048, 576 words by 16 bits CMOS dynamic RAMs. The fast page mode and byte read/write mode capability realize high speed access and low power consumption.

These differ in refresh cycle and the  $\mu$ PD42S16160, 42S18160 can execute  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh.

These are packaged in 50-pin plastic TSOP (II) and 42-pin plastic SOJ.

**Features**

- 1,048,576 words by 16 bits organization
- Single +5.0 V  $\pm 10$  % power supply
- Fast page mode
- Fast access and cycle time

Part number	Power consumption Active (MAX.)	Access time (MAX.)	R/W cycle time (MIN.)	Fast page mode cycle time (MIN.)
$\mu$ PD42S16160-50, 4216160-50	605 mW	50 ns	90 ns	35 ns
$\mu$ PD42S18160-50, 4218160-50	935 mW			
$\mu$ PD42S16160-60, 4216160-60	550 mW	60 ns	110 ns	40 ns
$\mu$ PD42S18160-60, 4218160-60	880 mW			
$\mu$ PD42S16160-70, 4216160-70	495 mW	70 ns	130 ns	45 ns
$\mu$ PD42S18160-70, 4218160-70	825 mW			
$\mu$ PD42S16160-80, 4216160-80	440 mW	80 ns	150 ns	50 ns
$\mu$ PD42S18160-80, 4218160-80	770 mW			

- The  $\mu$ PD42S16160, 42S18160 can execute  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh

Part number	Refresh cycle	Refresh	Power consumption at standby (MAX.)
$\mu$ PD42S16160	4,096 cycles/128 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh	1.4 mW (CMOS level input)
$\mu$ PD42S18160	1,024 cycles/128 ms		
$\mu$ PD4216160	4,096 cycles/64 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh	5.5 mW (CMOS level input)
$\mu$ PD4218160	1,024 cycles/16 ms		


The information in this document is subject to change without notice.

Ordering Information


Part number	Access time (MAX.)	Package	Refresh
μPD42S16160G5-50-7JF	50 ns	50-pin plastic TSOP (II) (400 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh
μPD42S18160G5-50-7JF			$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh
μPD42S16160G5-60-7JF	60 ns		$\overline{\text{RAS}}$ only refresh
μPD42S18160G5-60-7JF			Hidden refresh
μPD42S16160G5-70-7JF	70 ns		
μPD42S18160G5-70-7JF			
μPD42S16160G5-80-7JF	80 ns		
μPD42S18160G5-80-7JF			
μPD42S16160LE-50	50 ns	42-pin plastic SOJ (400 mil)	
μPD42S18160LE-50			
μPD42S16160LE-60	60 ns		
μPD42S18160LE-60			
μPD42S16160LE-70	70 ns		
μPD42S18160LE-70			
μPD42S16160LE-80	80 ns		
μPD42S18160LE-80			
μPD4216160G5-50-7JF	50 ns	50-pin plastic TSOP (II) (400 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh
μPD4218160G5-50-7JF			$\overline{\text{RAS}}$ only refresh
μPD4216160G5-60-7JF	60 ns		Hidden refresh
μPD4218160G5-60-7JF			
μPD4216160G5-70-7JF	70 ns		
μPD4218160G5-70-7JF			
μPD4216160G5-80-7JF	80 ns		
μPD4218160G5-80-7JF			
μPD4216160LE-50	50 ns	42-pin plastic SOJ (400 mil)	
μPD4218160LE-50			
μPD4216160LE-60	60 ns		
μPD4218160LE-60			
μPD4216160LE-70	70 ns		
μPD4218160LE-70			
μPD4216160LE-80	80 ns		
μPD4218160LE-80			

Pin Configurations (Marking Side)

50-pin Plastic TSOP (II)(400 mil)



42-pin Plastic SOJ (400 mil)




Notes 1. A11 ... μPD42S16160, 4216160 NC ... μPD42S18160, 4218160

2. A10 ... μPD42S16160, 4216160 NC ... μPD42S18160, 4218160

- A0 to A11 : Address Inputs
- I/O1 to I/O16 : Data Inputs/Outputs
- RAS : Row Address Strobe
- UCAS : Column Address Strobe (upper)
- LCAS : Column Address Strobe (lower)
- WE : Write Enable
- OE : Output Enable
- Vcc : Power Supply
- GND : Ground
- NC : No Connection

Block Diagram



Notes 1.

Part number	Row address	Column address
μPD42S16160, 4216160	A0 - A11	A0 - A7
μPD42S18160, 4218160	A0 - A9	A0 - A9

2. μPD42S16160, 4216160 ...  $4,096 \times 256 \times 16$     μPD42S18160, 4218160 ...  $1,024 \times 1,024 \times 16$

**Input/Output Pin Functions**

The μPD42S16160, 4216160, 42S18160, 4218160 have input pins  $\overline{RAS}$ ,  $\overline{CAS}$ <sup>Note 1</sup>,  $\overline{WE}$ ,  $\overline{OE}$ , Address<sup>Note 2</sup> and input/output pins I/O1 to I/O16.

Pin name	Input/Output	Function
$\overline{RAS}$ (Row address strobe)	Input	$\overline{RAS}$ activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • $\overline{CAS}$ before $\overline{RAS}$ refresh
$\overline{CAS}$ (Column address strobe)	Input	$\overline{CAS}$ activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.
A0 to A <sub>x</sub> <sup>Note 2</sup> (Address input)	Input	Address bus. Input total 20-bit of address signal, upper bits and lower bits <sup>Note 2</sup> in sequence (address multiplex method). Therefore, one word is selected from 1,048,576-word by 16-bit memory cell array. In actual operation, latch row address by specifying row address and activating $\overline{RAS}$ . Then, switch the address bus to column address and activate $\overline{CAS}$ . Each address is taken into the device when $\overline{RAS}$ and $\overline{CAS}$ are activated. Therefore, the address input setup time ( $t_{ASR}$ , $t_{ASC}$ ) and hold time ( $t_{RAH}$ , $t_{CAH}$ ) are specified for the activation of $\overline{RAS}$ and $\overline{CAS}$ .
$\overline{WE}$ (Write enable)	Input	Write control signal. Write operation is executed by activating $\overline{RAS}$ , $\overline{CAS}$ and $\overline{WE}$ .
$\overline{OE}$ (Output enable)	Input	Read control signal. Read operation can be executed by activating $\overline{RAS}$ , $\overline{CAS}$ and $\overline{OE}$ . If $\overline{WE}$ is activated during read operation, $\overline{OE}$ is to be ineffective in the device. Therefore, read operation cannot be executed.
I/O1 to I/O16 (Data input/output)	Input/Output	16-bit data bus. I/O1 to I/O16 are used to input/output data.

**Notes 1.**  $\overline{CAS}$  means  $\overline{UCAS}$  and  $\overline{LCAS}$ .

**2.**

Part number	Address inputs	Upper bits	Lower bits
μPD42S16160, 4216160	A0 - A11	12 bits	8 bits
μPD42S18160, 4218160	A0 - A9	10 bits	10 bits

**Electrical Specifications**

- $\overline{\text{CAS}}$  means  $\overline{\text{UCAS}}$  and  $\overline{\text{LCAS}}$ .
- All voltages are referenced to GND.
- After power up ( $V_{CC} \geq V_{CC(MIN.)}$ ), wait more than 100 μs ( $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$  inactive) and then, execute eight  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  or  $\overline{\text{RAS}}$  only refresh cycles as dummy cycles to initialize internal circuit.

**Absolute Maximum Ratings**

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	$V_T$		-1.0 to +7.0	V
Supply voltage	$V_{CC}$		-1.0 to +7.0	V
Output current	$I_O$		50	mA
Power dissipation	$P_D$		1	W
Operating ambient temperature	$T_A$		0 to +70	°C
Storage temperature	$T_{stg}$		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

**Recommended Operating Conditions**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	$V_{CC}$		4.5	5.0	5.5	V
High level input voltage	$V_{IH}$		2.4		$V_{CC} + 1.0$	V
Low level input voltage	$V_{IL}$		-1.0		+0.8	V
Operating ambient temperature	$T_A$		0		70	°C

**Capacitance ( $T_A = 25\text{ °C}$ ,  $f = 1\text{ MHz}$ )**

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	$C_{I1}$	Address			5	pF
	$C_{I2}$	$\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ , $\overline{\text{OE}}$			7	pF
Data input/output capacitance	$C_{I/O}$	I/O			7	pF

DC Characteristics (Recommended Operating Conditions unless otherwise noted)

[ $\mu$ PD42S16160, 4216160]

Parameter		Symbol	Test condition	MIN.	MAX.	Unit	Notes	
Operating current		I <sub>CC1</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}$ cycling $t_{\text{RC}} = t_{\text{RC (MIN.)}}$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 50 \text{ ns}$	110	mA	1, 2, 3	
				$t_{\text{RAC}} = 60 \text{ ns}$	100			
				$t_{\text{RAC}} = 70 \text{ ns}$	90			
				$t_{\text{RAC}} = 80 \text{ ns}$	80			
Standby current	$\mu$ PD42S16160	I <sub>CC2</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH (MIN.)}}, I_o = 0 \text{ mA}$ $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}, I_o = 0 \text{ mA}$		2.0	mA		
					0.25			
	$\mu$ PD4216160			$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{IH (MIN.)}}, I_o = 0 \text{ mA}$				2.0
				$\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}, I_o = 0 \text{ mA}$				1.0
$\overline{\text{RAS}}$ only refresh current		I <sub>CC3</sub>	$\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}} \geq V_{\text{IH (MIN.)}}$ $t_{\text{RC}} = t_{\text{RC (MIN.)}}, I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 50 \text{ ns}$	110	mA	1, 2, 3, 4	
				$t_{\text{RAC}} = 60 \text{ ns}$	100			
				$t_{\text{RAC}} = 70 \text{ ns}$	90			
				$t_{\text{RAC}} = 80 \text{ ns}$	80			
Operating current (Fast page mode)		I <sub>CC4</sub>	$\overline{\text{RAS}} \leq V_{\text{IL (MAX.)}}, \overline{\text{CAS}}$ cycling $t_{\text{PC}} = t_{\text{PC (MIN.)}}, I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 50 \text{ ns}$	100	mA	1, 2, 5	
				$t_{\text{RAC}} = 60 \text{ ns}$	90			
				$t_{\text{RAC}} = 70 \text{ ns}$	80			
				$t_{\text{RAC}} = 80 \text{ ns}$	70			
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh current		I <sub>CC5</sub>	$\overline{\text{RAS}}$ cycling $t_{\text{RC}} = t_{\text{RC (MIN.)}}$ $I_o = 0 \text{ mA}$	$t_{\text{RAC}} = 50 \text{ ns}$	110	mA	1, 2	
				$t_{\text{RAC}} = 60 \text{ ns}$	100			
				$t_{\text{RAC}} = 70 \text{ ns}$	90			
				$t_{\text{RAC}} = 80 \text{ ns}$	80			
$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ long refresh current (4,096 cycles / 128 ms, only for the $\mu$ PD42S16160)		I <sub>CC6</sub>	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh: $t_{\text{RC}} = 31.3 \mu\text{s}$ $\overline{\text{RAS}}, \overline{\text{CAS}}:$ $V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{IH}} \leq V_{\text{IH (MAX.)}$ $0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}$  Standby: $\overline{\text{RAS}}, \overline{\text{CAS}} \geq V_{\text{CC}} - 0.2 \text{ V}$ Address: $V_{\text{IH}}$ or $V_{\text{IL}}$ $\overline{\text{WE}}, \overline{\text{OE}}: V_{\text{IH}}$ $I_o = 0 \text{ mA}$	$t_{\text{RAS}} \leq 300 \text{ ns}$	450	$\mu\text{A}$	1, 2	
				$t_{\text{RAS}} \leq 1 \mu\text{s}$	600	$\mu\text{A}$	1, 2	
Self refresh current ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, only for the $\mu$ PD42S16160)		I <sub>CC7</sub>	$\overline{\text{RAS}}, \overline{\text{CAS}}:$ $t_{\text{RASS}} = 5 \text{ ms}$ $V_{\text{CC}} - 0.2 \text{ V} \leq V_{\text{IH}} \leq V_{\text{IH (MAX.)}$ $0 \text{ V} \leq V_{\text{IL}} \leq 0.2 \text{ V}$ $I_o = 0 \text{ mA}$		250	$\mu\text{A}$	2	
Input leakage current		I <sub>I(L)</sub>	$V_i = 0 \text{ to } 5.5 \text{ V}$ All other pins not under test = 0 V	-10	+10	$\mu\text{A}$		
Output leakage current		I <sub>O(L)</sub>	$V_o = 0 \text{ to } 5.5 \text{ V}$ Output is disabled (Hi-Z)	-10	+10	$\mu\text{A}$		
High level output voltage		V <sub>OH</sub>	$I_o = -2.5 \text{ mA}$	2.4		V		
Low level output voltage		V <sub>OL</sub>	$I_o = +2.1 \text{ mA}$		0.4	V		

[μPD42S18160, 4218160]

Parameter		Symbol	Test condition	MIN.	MAX.	Unit	Notes
Operating current		I <sub>CC1</sub>	$\overline{RAS}, \overline{CAS}$ cycling $t_{RC} = t_{RC(MIN)}$ $I_o = 0 \text{ mA}$	$t_{RAC} = 50 \text{ ns}$	170	mA	1, 2, 3
				$t_{RAC} = 60 \text{ ns}$	160		
				$t_{RAC} = 70 \text{ ns}$	150		
				$t_{RAC} = 80 \text{ ns}$	140		
Standby current	μPD42S18160	I <sub>CC2</sub>	$\overline{RAS}, \overline{CAS} \geq V_{IH(MIN)}$ , $I_o = 0 \text{ mA}$ $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}$ , $I_o = 0 \text{ mA}$		2.0	mA	
					0.25		
	μPD4218160				2.0		
					1.0		
$\overline{RAS}$ only refresh current		I <sub>CC3</sub>	$\overline{RAS}$ cycling, $\overline{CAS} \geq V_{IH(MIN)}$ $t_{RC} = t_{RC(MIN)}$ , $I_o = 0 \text{ mA}$	$t_{RAC} = 50 \text{ ns}$	170	mA	1, 2, 3, 4
				$t_{RAC} = 60 \text{ ns}$	160		
				$t_{RAC} = 70 \text{ ns}$	150		
				$t_{RAC} = 80 \text{ ns}$	140		
Operating current (Fast page mode)		I <sub>CC4</sub>	$\overline{RAS} \leq V_{IL(MAX)}$ , $\overline{CAS}$ cycling $t_{PC} = t_{PC(MIN)}$ , $I_o = 0 \text{ mA}$	$t_{RAC} = 50 \text{ ns}$	100	mA	1, 2, 5
				$t_{RAC} = 60 \text{ ns}$	90		
				$t_{RAC} = 70 \text{ ns}$	80		
				$t_{RAC} = 80 \text{ ns}$	70		
$\overline{CAS}$ before $\overline{RAS}$ refresh current		I <sub>CC5</sub>	$\overline{RAS}$ cycling $t_{RC} = t_{RC(MIN)}$ $I_o = 0 \text{ mA}$	$t_{RAC} = 50 \text{ ns}$	170	mA	1, 2
				$t_{RAC} = 60 \text{ ns}$	160		
				$t_{RAC} = 70 \text{ ns}$	150		
				$t_{RAC} = 80 \text{ ns}$	140		
$\overline{CAS}$ before $\overline{RAS}$ long refresh current (1,024 cycles / 128 ms, only for the μPD42S18160)		I <sub>CC6</sub>	$\overline{CAS}$ before $\overline{RAS}$ refresh: $t_{RC} = 125.0 \mu\text{s}$ $\overline{RAS}, \overline{CAS}$ : $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH(MAX)}$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$	$t_{RAS} \leq 300 \text{ ns}$	350	μA	1, 2
				Standby: $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}$ Address: $V_{IH}$ or $V_{IL}$ $\overline{WE}, \overline{OE}$ : $V_{IH}$ $I_o = 0 \text{ mA}$	$t_{RAS} \leq 1 \mu\text{s}$		
Self refresh current ( $\overline{CAS}$ before $\overline{RAS}$ self refresh, only for the μPD42S18160)		I <sub>CC7</sub>	$\overline{RAS}, \overline{CAS}$ : $t_{RASS} = 5 \text{ ms}$ $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH(MAX)}$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$ $I_o = 0 \text{ mA}$		250	μA	2
Input leakage current		I <sub>I(L)</sub>	$V_i = 0 \text{ to } 5.5 \text{ V}$ All other pins not under test = 0 V	-10	+10	μA	
Output leakage current		I <sub>O(L)</sub>	$V_o = 0 \text{ to } 5.5 \text{ V}$ Output is disabled (Hi-Z)	-10	+10	μA	
High level output voltage		V <sub>OH</sub>	$I_o = -2.5 \text{ mA}$	2.4		V	
Low level output voltage		V <sub>OL</sub>	$I_o = +2.1 \text{ mA}$		0.4	V	


- Notes**
1. I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub>, I<sub>CC5</sub> and I<sub>CC6</sub> depend on cycle rates (t<sub>RC</sub> and t<sub>PC</sub>).
  2. Specified values are obtained with outputs unloaded.
  3. I<sub>CC1</sub> and I<sub>CC3</sub> are measured assuming that address can be changed once or less during  $\overline{RAS} \leq V_{IL(MAX)}$  and  $\overline{CAS} \geq V_{IH(MIN)}$ .
  4. I<sub>CC3</sub> is measured assuming that all column address inputs are held at either high or low.
  5. I<sub>CC4</sub> is measured assuming that all column address inputs are switched only once during each fast page cycle.




**AC Characteristics (Recommended Operating Conditions unless otherwise noted)**

**AC Characteristics Test Conditions**


(1) Input timing specification



(2) Output timing specification



(3) Output load condition



**Common to Read, Write, Read Modify Write Cycle**

Parameter	Symbol	$t_{RAC} = 50 \text{ ns}$		$t_{RAC} = 60 \text{ ns}$		$t_{RAC} = 70 \text{ ns}$		$t_{RAC} = 80 \text{ ns}$		Unit	Notes	
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.			
Read / Write cycle time	$t_{RC}$	90	—	110	—	130	—	150	—	ns		
$\overline{RAS}$ precharge time	$t_{RP}$	30	—	40	—	50	—	60	—	ns		
$\overline{CAS}$ precharge time	$t_{CPN}$	8	—	10	—	10	—	10	—	ns		
$\overline{RAS}$ pulse width	$t_{RAS}$	50	10,000	60	10,000	70	10,000	80	10,000	ns	1	
$\overline{CAS}$ pulse width	$t_{CAS}$	13	10,000	15	10,000	20	10,000	20	10,000	ns		
$\overline{RAS}$ hold time	$t_{RSH}$	13	—	15	—	18	—	20	—	ns		
$\overline{CAS}$ hold time	$t_{CSH}$	50	—	60	—	70	—	80	—	ns		
$\overline{RAS}$ to $\overline{CAS}$ delay time	$t_{RCD}$	18	35	20	45	20	50	25	60	ns	2	
$\overline{RAS}$ to column address delay time	$t_{RAD}$	13	25	15	30	15	35	17	40	ns	2	
$\overline{CAS}$ to $\overline{RAS}$ precharge time	$t_{CRP}$	5	—	5	—	5	—	5	—	ns	3	
Row address setup time	$t_{ASR}$	0	—	0	—	0	—	0	—	ns		
Row address hold time	$t_{RAH}$	8	—	10	—	10	—	12	—	ns		
Column address setup time	$t_{ASC}$	0	—	0	—	0	—	0	—	ns		
Column address hold time	$t_{CAH}$	13	—	15	—	15	—	15	—	ns		
$\overline{OE}$ lead time referenced to $\overline{RAS}$	$t_{OES}$	0	—	0	—	0	—	0	—	ns		
$\overline{CAS}$ to data setup time	$t_{CLZ}$	0	—	0	—	0	—	0	—	ns		
$\overline{OE}$ to data setup time	$t_{OLZ}$	0	—	0	—	0	—	0	—	ns		
$\overline{OE}$ to data delay time	$t_{OED}$	10	—	13	—	15	—	15	—	ns		
Masked byte write hold time referenced to $\overline{RAS}$	$t_{MRH}$	0	—	0	—	0	—	0	—	ns		
Transition time (rise and fall)	$t_T$	3	50	3	50	3	50	3	50	ns		
Refresh time	$\mu$ PD42S16160, 42S18160	$t_{REF}$	—	128	—	128	—	128	—	128	ms	4
	$\mu$ PD4216160		—	64	—	64	—	64	—	64	ms	
	$\mu$ PD4218160		—	16	—	16	—	16	—	16	ms	

- ★ **Notes 1.** In  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycles,  $t_{\text{RAS}}(\text{MAX.})$  is 100 μs.  
If  $10 \mu\text{s} < t_{\text{RAS}} < 100 \mu\text{s}$ ,  $\overline{\text{RAS}}$  precharge time for  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh ( $t_{\text{RPS}}$ ) is applied.
- 2.** For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$
$t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{AA}}(\text{MAX.})$	$t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$
$t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$	$t_{\text{CAC}}(\text{MAX.})$	$t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$

$t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}}(\text{MAX.})$  are specified as reference points only ; they are not restrictive operating parameters. They are used to determine which access time ( $t_{\text{RAC}}$ ,  $t_{\text{AA}}$  or  $t_{\text{CAC}}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$  will not cause any operation problems.

- 3.**  $t_{\text{CRP}}(\text{MIN.})$  requirement is applied to  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$  cycles.
- 4.** This specification is applied only to the μPD42S16160, 42S18160.

**Read Cycle**

Parameter	Symbol	$t_{\text{RAC}} = 50 \text{ ns}$		$t_{\text{RAC}} = 60 \text{ ns}$		$t_{\text{RAC}} = 70 \text{ ns}$		$t_{\text{RAC}} = 80 \text{ ns}$		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Access time from $\overline{\text{RAS}}$	$t_{\text{RAC}}$	–	50	–	60	–	70	–	80	ns	1
Access time from $\overline{\text{CAS}}$	$t_{\text{CAC}}$	–	15	–	15	–	20	–	20	ns	1
Access time from column address	$t_{\text{AA}}$	–	25	–	30	–	35	–	40	ns	1
Access time from $\overline{\text{OE}}$	$t_{\text{OEA}}$	–	15	–	15	–	20	–	20	ns	
Column address lead time referenced to $\overline{\text{RAS}}$	$t_{\text{RAL}}$	25	–	30	–	35	–	40	–	ns	
Read command setup time	$t_{\text{RCS}}$	0	–	0	–	0	–	0	–	ns	
Read command hold time referenced to $\overline{\text{RAS}}$	$t_{\text{RRH}}$	0	–	0	–	0	–	0	–	ns	2
Read command hold time referenced to $\overline{\text{CAS}}$	$t_{\text{RCH}}$	0	–	0	–	0	–	0	–	ns	2
Output buffer turn-off delay time from $\overline{\text{OE}}$	$t_{\text{OEZ}}$	0	10	0	13	0	15	0	15	ns	3
Output buffer turn-off delay time from $\overline{\text{CAS}}$	$t_{\text{OFF}}$	0	10	0	13	0	15	0	15	ns	3

- Notes 1.** For read cycles, access time is defined as follows:

Input conditions	Access time	Access time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$
$t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{AA}}(\text{MAX.})$	$t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$
$t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$	$t_{\text{CAC}}(\text{MAX.})$	$t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$

$t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}}(\text{MAX.})$  are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time ( $t_{\text{RAC}}$ ,  $t_{\text{AA}}$  or  $t_{\text{CAC}}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$  will not cause any operation problems.

- 2.** Either  $t_{\text{RCH}}(\text{MIN.})$  or  $t_{\text{RRH}}(\text{MIN.})$  should be met in read cycles.
- 3.**  $t_{\text{OFF}}(\text{MAX.})$  and  $t_{\text{OEZ}}(\text{MAX.})$  define the time when the output achieves the condition of Hi-Z and is not referenced to  $V_{\text{OH}}$  or  $V_{\text{OL}}$ .

**Write Cycle**

Parameter	Symbol	t <sub>RAC</sub> = 50 ns		t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		t <sub>RAC</sub> = 80 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
$\overline{WE}$ hold time referenced to $\overline{CAS}$	t <sub>WCH</sub>	8	–	10	–	10	–	15	–	ns	1
$\overline{WE}$ pulse width	t <sub>WP</sub>	8	–	10	–	10	–	15	–	ns	1
$\overline{WE}$ lead time referenced to $\overline{RAS}$	t <sub>RWL</sub>	18	–	20	–	20	–	20	–	ns	
$\overline{WE}$ lead time referenced to $\overline{CAS}$	t <sub>CWL</sub>	13	–	15	–	15	–	15	–	ns	
$\overline{WE}$ setup time	t <sub>WCS</sub>	0	–	0	–	0	–	0	–	ns	2
$\overline{OE}$ hold time	t <sub>OEH</sub>	0	–	0	–	0	–	0	–	ns	
Data-in setup time	t <sub>DS</sub>	0	–	0	–	0	–	0	–	ns	3
Data-in hold time	t <sub>DH</sub>	10	–	10	–	15	–	15	–	ns	3

- Notes**
1. t<sub>WP (MIN.)</sub> is applied to late write cycles or read modify write cycles. In early write cycles, t<sub>WCH (MIN.)</sub> should be met.
  2. If t<sub>WCS</sub> ≥ t<sub>WCS (MIN.)</sub>, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
  3. t<sub>DS (MIN.)</sub> and t<sub>DH (MIN.)</sub> are referenced to the  $\overline{CAS}$  falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the  $\overline{WE}$  falling edge.

**Read Modify Write Cycle**

Parameter	Symbol	t <sub>RAC</sub> = 50 ns		t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		t <sub>RAC</sub> = 80 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Read modify write cycle time	t <sub>RWC</sub>	133	–	158	–	180	–	200	–	ns	
$\overline{RAS}$ to $\overline{WE}$ delay time	t <sub>RWD</sub>	70	–	83	–	95	–	105	–	ns	1
$\overline{CAS}$ to $\overline{WE}$ delay time	t <sub>CWD</sub>	33	–	38	–	40	–	45	–	ns	1
Column address to $\overline{WE}$ delay time	t <sub>AWD</sub>	45	–	53	–	60	–	65	–	ns	1

- Note**
1. If t<sub>WCS</sub> ≥ t<sub>WCS (MIN.)</sub>, the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t<sub>RWD</sub> ≥ t<sub>RWD (MIN.)</sub>, t<sub>CWD</sub> ≥ t<sub>CWD (MIN.)</sub>, t<sub>AWD</sub> ≥ t<sub>AWD (MIN.)</sub> and t<sub>CPWD</sub> ≥ t<sub>CPWD (MIN.)</sub>, the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.



**Fast Page Mode**

Parameter	Symbol	t <sub>RAC</sub> = 50 ns		t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		t <sub>RAC</sub> = 80 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
Fast page mode cycle time	t <sub>PC</sub>	35	–	40	–	45	–	50	–	ns	
Access time from $\overline{\text{CAS}}$ precharge	t <sub>ACP</sub>	–	30	–	35	–	40	–	45	ns	
$\overline{\text{RAS}}$ pulse width	t <sub>RASP</sub>	50	125,000	60	125,000	70	125,000	80	125,000	ns	
$\overline{\text{CAS}}$ precharge time	t <sub>CP</sub>	8	–	10	–	10	–	10	–	ns	
$\overline{\text{RAS}}$ hold time from $\overline{\text{CAS}}$ precharge	t <sub>RHCP</sub>	30	–	35	–	40	–	45	–	ns	
Read modify write cycle time	t <sub>PRWC</sub>	73	–	83	–	90	–	95	–	ns	
$\overline{\text{CAS}}$ precharge to $\overline{\text{WE}}$ delay time	t <sub>CPWD</sub>	50	–	58	–	65	–	70	–	ns	1

★  
★


**Note 1.** If  $t_{\text{WCS}} \geq t_{\text{WCS}}(\text{MIN.})$ , the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If  $t_{\text{RWD}} \geq t_{\text{RWD}}(\text{MIN.})$ ,  $t_{\text{CWD}} \geq t_{\text{CWD}}(\text{MIN.})$ ,  $t_{\text{AWD}} \geq t_{\text{AWD}}(\text{MIN.})$  and  $t_{\text{CPWD}} \geq t_{\text{CPWD}}(\text{MIN.})$ , the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

**Refresh Cycle**


Parameter	Symbol	t <sub>RAC</sub> = 50 ns		t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		t <sub>RAC</sub> = 80 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
$\overline{\text{CAS}}$ setup time	t <sub>CSR</sub>	5	–	5	–	5	–	5	–	ns	
$\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh)	t <sub>CHR</sub>	10	–	10	–	10	–	10	–	ns	
$\overline{\text{RAS}}$ precharge $\overline{\text{CAS}}$ hold time	t <sub>RPC</sub>	5	–	5	–	5	–	5	–	ns	
$\overline{\text{RAS}}$ pulse width ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh)	t <sub>RASS</sub>	100	–	100	–	100	–	100	–	μs	1
$\overline{\text{RAS}}$ precharge time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh)	t <sub>RPS</sub>	90	–	110	–	130	–	150	–	ns	1
$\overline{\text{CAS}}$ hold time ( $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh)	t <sub>CHS</sub>	–50	–	–50	–	–50	–	–50	–	ns	1
$\overline{\text{WE}}$ hold time	t <sub>WHR</sub>	15	–	15	–	15	–	15	–	ns	

**Note 1.** This specification is applied only to the μPD42S16160, 42S18160.

Read Cycle




Upper Byte Read Cycle




Remark L I/O: Hi-Z

Lower Byte Read Cycle



Remark U I/O: Hi-Z


Early Write Cycle



Remark  $\overline{OE}$ : Don't care




Upper Byte Early Write Cycle




Remark  $\overline{OE}$ , L I/O: Don't care

Lower Byte Early Write Cycle




Remark  $\overline{OE}$ , U I/O: Don't care

Late Write Cycle




Upper Byte Late Write Cycle




**Remark** L I/O: Don't care

Lower Byte Late Write Cycle




Remark U I/O: Don't care

Read Modify Write Cycle




Upper Byte Read Modify Write Cycle



**Remark** In this cycle, the input data to Lower I/O is ineffective. The data out of that remains Hi-Z.


Lower Byte Read Modify Write Cycle



**Remark** In this cycle, the input data to Upper I/O is ineffective. The data out of that remains Hi-Z.




Fast Page Mode Read Cycle




**Remark** In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

**Fast Page Mode Byte Read Cycle**



- Remarks**
1. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive  $\overline{\text{CAS}}$  cycles within the same  $\overline{\text{RAS}}$  cycle.
  2. This cycle can be used to control either  $\overline{\text{UCAS}}$  or  $\overline{\text{LCAS}}$  only. Or, it can be used to control  $\overline{\text{UCAS}}$  or  $\overline{\text{LCAS}}$  simultaneously, or at random.


Fast Page Mode Early Write Cycle



**Remarks 1.**  $\overline{OE}$ : Don't care


**2.** In the fast page mode, read, write and read modify write cycles are available for each of the consecutive  $\overline{CAS}$  cycles within the same  $\overline{RAS}$  cycle.

Fast Page Mode Byte Early Write Cycle




- Remarks**
1.  $\overline{OE}$ : Don't care
  2. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive  $\overline{CAS}$  cycles within the same  $\overline{RAS}$  cycle.
  3. This cycle can be used to control either  $\overline{UCAS}$  or  $\overline{LCAS}$  only. Or, it can be used to control  $\overline{UCAS}$  or  $\overline{LCAS}$  simultaneously, or at random.

Fast Page Mode Late Write Cycle




**Remark** In the fast page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.

Fast Page Mode Byte Late Write Cycle




- Remarks**
1. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive  $\overline{\text{CAS}}$  cycles within the same  $\overline{\text{RAS}}$  cycle.
  2. This cycle can be used to control either  $\overline{\text{UCAS}}$  or  $\overline{\text{LCAS}}$  only. Or, it can be used to control  $\overline{\text{UCAS}}$  or  $\overline{\text{LCAS}}$  simultaneously, or at random.

Fast Page Mode Read Modify Write Cycle



**Remark** In the fast page mode, read, write and read modify write cycles are available for each of the consecutive  $\overline{\text{CAS}}$  cycles within the same  $\overline{\text{RAS}}$  cycle.


Fast Page Mode Byte Read Modify Write Cycle



- Remarks**
1. In the fast page mode, read, write and read modify write cycles are available for each of the consecutive  $\overline{CAS}$  cycles within the same  $\overline{RAS}$  cycle.
  2. This cycle can be used to control either  $\overline{UCAS}$  or  $\overline{LCAS}$  only. Or, it can be used to control  $\overline{UCAS}$  or  $\overline{LCAS}$  simultaneously, or at random.



**CAS Before RAS Self Refresh Cycle (Only for the μPD42S16160, 42S18160)**



**Remark** Address,  $\overline{WE}$ ,  $\overline{OE}$ : Don't care L I/O, U I/O: Hi-Z

**Cautions on Use of CAS Before RAS Self Refresh**

CAS before RAS self refresh can be used independently when used in combination with distributed CAS before RAS long refresh; However, when used in combination with burst CAS before RAS long refresh or with long RAS only refresh (both distributed and burst), the following cautions must be observed.

**(1) Normal Combined Use of CAS Before RAS Self Refresh and Burst CAS Before RAS Long Refresh**

When CAS before RAS self refresh and burst CAS before RAS long refresh are used in combination, please perform CAS before RAS refresh as follows just before and after setting CAS before RAS self refresh.

μPD42S16160: 4,096 times within a 64 ms interval

μPD42S18160: 1,024 times within a 16 ms interval

**(2) Normal Combined Use of CAS Before RAS Self Refresh and Long RAS Only Refresh**

When CAS before RAS self refresh and RAS only refresh are used in combination, please perform RAS only refresh as follows just before and after setting CAS before RAS self refresh.

μPD42S16160: 4,096 times within a 64 ms interval

μPD42S18160: 1,024 times within a 16 ms interval

**(3) If  $t_{RASS(MIN.)}$  is not satisfied at the beginning of CAS before RAS self refresh cycles ( $t_{RAS} < 100 \mu s$ ), CAS before RAS refresh cycles will be executed one time. ★**

If  $10 \mu s < t_{RAS} < 100 \mu s$ , RAS precharge time for CAS before RAS self refresh ( $t_{RPS}$ ) is applied.


And refresh cycles as follows should be met.

μPD42S16160: 4,096 times within a 128 ms interval

μPD42S18160: 1,024 times within a 128 ms interval


For details, please refer to **How to use DRAM** User's Manual.

**CAS Before RAS Refresh Cycle**




**Remark** Address,  $\overline{WE}$ ,  $\overline{OE}$ : Don't care L I/O, U I/O: Hi-Z

**RAS Only Refresh Cycle**




**Remark**  $\overline{WE}$ ,  $\overline{OE}$ : Don't care L I/O, U I/O: Hi-Z

Hidden Refresh Cycle (Read)




Hidden Refresh Cycle (Write)



Remark  $\overline{OE}$ : Don't care

Package Drawings

50PIN PLASTIC TSOP(II) (400 mil)




NOTE

Each lead centerline is located within 0.13 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	21.17 MAX.	0.834 MAX.
B	1.0 MAX.	0.040 MAX.
C	0.8 (T.P.)	0.031 (T.P.)
D	0.32 <sup>+0.08</sup> <sub>-0.07</sub>	0.013±0.003
E	0.1±0.05	0.004±0.002
F	1.2 MAX.	0.048 MAX.
G	0.97	0.038
H	11.76±0.2	0.463±0.008
I	10.16±0.1	0.400±0.004
J	0.8±0.2	0.031 <sup>+0.009</sup> <sub>-0.008</sub>
K	0.145 <sup>+0.025</sup> <sub>-0.015</sub>	0.006±0.001
L	0.5±0.1	0.020 <sup>+0.004</sup> <sub>-0.005</sub>
M	0.13	0.005
N	0.10	0.004
P	3° <sup>+7°</sup> <sub>-3°</sub>	3° <sup>+7°</sup> <sub>-3°</sub>

S50G5-80-7JF4

42 PIN PLASTIC SOJ (400 mil)



**NOTE**

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P42LE-400A

ITEM	MILLIMETERS	INCHES
B	27.56 <sup>+0.2</sup> <sub>-0.35</sub>	1.085 <sup>+0.008</sup> <sub>-0.014</sub>
C	10.16	0.400
D	11.18±0.2	0.440±0.008
E	1.08±0.15	0.043 <sup>+0.006</sup> <sub>-0.007</sub>
F	0.74	0.029
G	3.5±0.2	0.138±0.008
H	2.545±0.2	0.100±0.008
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40±0.10	0.016 <sup>+0.004</sup> <sub>-0.005</sub>
N	0.12	0.005
P	9.4±0.20	0.370±0.008
Q	0.10	0.004
T	R 0.85	R 0.033
U	0.20 <sup>+0.10</sup> <sub>-0.05</sub>	0.008 <sup>+0.004</sup> <sub>-0.002</sub>

**Recommended Soldering Conditions**

The following conditions (see tables below and next page) must be met when soldering μPD42S16160, 4216160, 42S18160, 4218160.

For more details, refer to our document “SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL” (IEI-1207).

Please consult with our sales offices in case other soldering process is used, or in case the soldering is done under different conditions.

**Types of Surface Mount Device**

μPD42S16160G5-7JF, 4216160G5-7JF, 42S18160G5-7JF, 4218160G5-7JF: 50-pin plastic TSOP (II) (400 mil)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	Peak temperature of package surface: 235 °C or lower, Reflow time: 30 seconds or less (210 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days <sup>Note</sup> (10 hours pre-baking is required at 125 °C afterwards)  <b>Cautions</b> 1. <b>After the first reflow process, cool the package down to room temperature, then start the second reflow process.</b> 2. <b>After the first reflow process, do not use water to remove residual flux (water can be used in the second process).</b>	IR35-107-2
VPS	Peak temperature of package: 215 °C or lower, Reflow time: 40 seconds or less (200 °C or higher), Number of reflow processes: MAX. 2 Exposure limit: 7 days <sup>Note</sup> (10 hours pre-baking is required at 125 °C afterwards)  <b>Cautions</b> 1. <b>After the first reflow process, cool the package down to room temperature, then start the second reflow process.</b> 2. <b>After the first reflow process, do not use water to remove residual flux (water can be used in the second process).</b>	VP15-107-2
Partial heating method	Terminal temperature: 300 °C or lower, Time: 3 seconds or less (Per side of the package).	—

**Note** Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

**Caution** Do not apply more than one soldering method at any one time, except for “Partial heating method”.

μPD42S16160LE, 4216160LE, 42S18160LE, 4218160LE: 42-pin plastic SOJ (400 mil)

Soldering process	Soldering conditions	Symbol
Infrared ray reflow	<p>Peak temperature of package surface: 235 °C or lower,                      Reflow time: 30 seconds or less (210 °C or higher),                      Number of reflow processes: MAX. 2                      Exposure limit: 7 days<sup>Note</sup>                      (20 hours pre-baking is required at 125 °C afterwards)</p> <p><b>Cautions</b></p> <ol style="list-style-type: none"> <li>1. After the first reflow process, cool the package down to room temperature, then start the second reflow process.</li> <li>2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process).</li> </ol>	IR35-207-2
VPS	<p>Peak temperature of package: 215 °C or lower,                      Reflow time: 40 seconds or less (200 °C or higher),                      Number of reflow processes: MAX. 2                      Exposure limit: 7 days<sup>Note</sup>                      (20 hours pre-baking is required at 125 °C afterwards)</p> <p><b>Cautions</b></p> <ol style="list-style-type: none"> <li>1. After the first reflow process, cool the package down to room temperature, then start the second reflow process.</li> <li>2. After the first reflow process, do not use water to remove residual flux (water can be used in the second process).</li> </ol>	VP15-207-2
Partial heating method	<p>Terminal temperature: 300 °C or lower,                      Time: 3 seconds or less (Per side of the package).</p>	—

**Note** Exposure limit before soldering after dry-pack package is opened.

Storage conditions: 25 °C and relative humidity at 65 % or less.

**Caution** Do not apply more than one soldering method at any one time, except for “Partial heating method”.