



Features

- 32K x 36 or 64K x 18 Organizations
- 0.5 Micron CMOS Technology
- Synchronous Pipeline Mode Of Operation with Self-Timed Late Write
- Single Differential GTL/HSTL Clock
- Single +3.3V Power Supply and Ground
- GTL/HSTL Input and Output levels
- Registered Addresses, Write Enables, Synchronous Select and Data Ins.
- Registered Outputs
- Common I/O
- Asynchronous Output Enable and Power Down Inputs
- Boundary Scan using limited set of JTAG 1149.1 functions
- Byte Write Capability & Global Write Enable
- 7 X 17 Bump Ball Grid Array Package with SRAM JEDEC Standard Pinout and Boundary SCAN Order.
- Programmable Impedance Output Drivers

Description

The IBM043611QLA and IBM041811QLA 1Mb SRAMs are Synchronous Pipeline Mode, high performance CMOS Static Random Access Memories that are versatile, wide I/O, and achieves 5 nsec cycle times. Dual differential K clocks are used to initiate the read/write operation and all internal operations are self-timed. At the rising edge of the K Clock, all Addresses, Write-Enables, Sync Select and Data Ins are registered internally. Data Outs are updated from output registers off the next rising edge of the K clock. An internal Write buffer allows write data to follow one cycle after addresses and controls. The chip is operated with a single +3.3V power supply and is compatible with GTL/HSTL I/O interfaces.

X36 BGA Bump Layout (Top View)

	1	2	3	4	5	6	7
A	VDDQ	SA8	SA7	NC	SA4	SA3	VDDQ
B	NC	NC	NC	NC	NC	NC	NC
C	NC	SA9	SA6	VDD	SA5	SA2	NC
D	DQ23	DQ18	VSS	ZQ	VSS	DQ17	DQ12
E	DQ19	DQ24	VSS	$\overline{SS}$	VSS	DQ11	DQ16
F	VDDQ	DQ20	VSS	$\overline{G}$	VSS	DQ15	VDDQ
G	DQ21	DQ25	$\overline{SBWc}$	NC	$\overline{SBWb}$	DQ10	DQ14
H	DQ26	DQ22	VSS	NC	VSS	DQ13	DQ9
J	VDDQ	VDD	VREF	VDD	VREF	VDD	VDDQ
K	DQ27	DQ31	VSS	K	VSS	DQ4	DQ8
L	DQ32	DQ28	$\overline{SBWd}$	$\overline{K}$	$\overline{SBWa}$	DQ7	DQ3
M	VDDQ	DQ33	VSS	$\overline{SW}$	VSS	DQ2	VDDQ
N	DQ34	DQ29	VSS	SA1	VSS	DQ6	DQ1
P	DQ30	DQ35	VSS	SA0	VSS	DQ0	DQ5
R	NC	SA14	M1*	VDD	M2*	SA10	NC
T	NC	NC	SA13	SA12	SA11	NC	ZZ
U	VDDQ	TMS	TDI	TCK	TDO	NC	VDDQ

Note: * M1 and M2 are clock mode pins. For this application, M1 and M2 need to connect to VSS and VDD, respectively.

X18 BGA Bump Layout (Top View)


	1	2	3	4	5	6	7
A	VDDQ	SA8	SA7	NC	SA4	SA3	VDDQ
B	NC	NC	NC	NC	NC	NC	NC
C	NC	SA9	SA6	VDD	SA5	SA2	NC
D	DQ9	NC	VSS	ZQ	VSS	DQ8	NC
E	NC	DQ10	VSS	$\overline{SS}$	VSS	NC	DQ7
F	VDDQ	NC	VSS	$\overline{G}$	VSS	DQ6	VDDQ
G	NC	DQ11	$\overline{SBWb}$	NC	VSS	NC	DQ5
H	DQ12	NC	VSS	NC	VSS	DQ4	NC
J	VDDQ	VDD	VREF	VDD	VREF	VDD	VDDQ
K	NC	DQ13	VSS	K	VSS	NC	DQ3
L	DQ14	NC	VSS	$\overline{K}$	$\overline{SBWa}$	DQ2	NC
M	VDDQ	DQ15	VSS	$\overline{SW}$	VSS	NC	VDDQ
N	DQ16	NC	VSS	SA1	VSS	DQ1	NC
P	NC	DQ17	VSS	SA0	VSS	NC	DQ0
R	NC	SA15	M1	VDD	M2	SA11	NC
T	NC	SA13	SA14	NC	SA12	SA10	ZZ
U	VDDQ	TMS	TDI	TCK	TDO	NC	VDDQ

Note: * M1 and M2 are clock mode pins. For this application, M1 and M2 need to connect to VSS and VDD respectively.

Pin Description

SA0-SA15	Address Input	$\overline{G}$	Asynchronous Output Enable
DQ0-DQ35	Data I/O	$\overline{SS}$	Synchronous Select
K, $\overline{K}$	Differential Input Register Clocks	M1, M2	Clock Mode Inputs- Selects Single or Dual Clock Operation.
$\overline{SW}$	Write Enable, Global	VREF(2)	GTL/HSTL Input Reference Voltage
$\overline{SBW}a$	Write Enable, Byte a (DQ0-DQ8)	V _{DD}	Power Supply (+3.3V)
$\overline{SBW}b$	Write Enable, Byte b (DQ9-DQ17)	V _{SS}	Ground
$\overline{SBW}c$	Write Enable, Byte c (DQ18-DQ26)	V _{DDQ}	Output Power Supply
$\overline{SBW}d$	Write Enable, Byte d (DQ27-DQ35)	ZZ	Asynchronous Sleep Mode
TMS,TDI,TCK	IEEE 1149.1 Test Inputs (LVTTTL levels)	ZQ	Output Driver Impedance Control
TDO	IEEE 1149.1 Test Output (LVTTTL level)	NC	No Connect

Block Diagram



SRAM FEATURES

Late Write

Late Write function allows for write data to be registered one cycle after addresses and controls. This feature will alleviate SRAM data bus contention going from a Read to Write cycle by eliminating one dead cycle. Late Write is accomplished by buffering write addresses and data so that the write operation occurs during the next write cycle. In the case a read cycle occurs after a write cycle, the address and write data information are stored temporarily in holding registers. During the first write cycle preceded by a read cycle, the SRAM array will be updated with address and data from the holding registers. Read cycle addresses are monitored to determine if read data is to be supplied from the SRAM array or the write buffer. The bypassing of the SRAM array occurs on a byte by byte basis. When only one byte is written during a write cycle, read data from the last written address will have new byte data from the write buffer and remaining bytes from the SRAM array.

Mode Control

Mode control pins: M1 and M2 are used to select four different JEDEC standard read protocols. This SRAM supports Single Clock, Pipeline (M1 = VSS, M2 = VDD) and Dual Clock Pipeline protocols (M1 = VDD, M2 = VDD). This data sheet only describes Single Clock Pipeline functionality. Mode control inputs must be set with power up and must not change during SRAM operation. Dual Clock will not be offered.

Power Down Mode or "Sleep" Mode is enabled by switching asynchronous signal ZZ High. When the SRAM is in Sleep mode, the outputs will go to a HI-Z state and the SRAM will draw standby current. SRAM data will be preserved and a recovery time (tZZR) is required before the SRAM resumes to normal operation.

Programmable Impedance/Power Up Requirements

An external resistor, RQ, must be connected between the ZQ pin on the SRAM and VSS to allow for the SRAM to adjust its output driver impedance. The value of RQ must be 5X the value of the intended line impedance driven by the SRAM. The allowable range of RQ to guarantee impedance matching with a tolerance of 7.5% is between 175Ω and 350Ω. Periodic readjustment of the output driver impedance is necessary as the impedance is greatly affected by drifts in supply voltage and temperature. One evaluation occurs every 64 clock cycles and each evaluation may move the output driver impedance level only one step at a time towards the optimum level. The output driver has 16 discrete binary weighted steps. The impedance update of the output driver occurs when the SRAM is in HI-Z. Write and Deselect operations will synchronously switch the SRAM into and out of HI-Z, therefore, triggering an update. The user may choose to invoke asynchronous $\bar{G}$ updates by providing a $\bar{G}$ setup and hold about the K Clock to guarantee the proper update. There are no power up requirements for the SRAM; however, to guarantee optimum output driver impedance after power up, the SRAM needs 1024 clock cycles followed by a LO-Z to HI-Z transition.

Ordering Information

Part Number	Organization	Speed	Leads
IBM041811QLA - 5	64K x 18	2.5ns Access / 5 ns Cycle	7 X 17 BGA
IBM041811QLA - 6	64K x 18	3.0ns Access / 6ns Cycle	7 X 17 BGA
IBM041811QLA - 7	64K x 18	3.5ns Access / 7ns Cycle	7 X 17 BGA
IBM043611QLA - 5	32K x 36	2.5ns Access / 5 ns Cycle	7 X 17 BGA
IBM043611QLA - 6	32K x 36	3.0ns Access / 6ns Cycle	7 X 17 BGA
IBM043611QLA - 7	32K x 36	3.5ns Access / 7ns Cycle	7 X 17 BGA



Preliminary

IBM043611QLA
IBM041811QLA
32K X 36 & 64K X 18 SRAM

Clock Truth Table

K	ZZ	$\overline{SS}$	$\overline{SW}$	$\overline{SBWa}$	$\overline{SBWb}$	$\overline{SBWc}$	$\overline{SBWd}$	DQ (n)	DQ (n+1)	MODE
L→H	L	L	H	X	X	X	X	X	Dout 0-35	Read Cycle All Bytes
L→H	L	L	L	L	H	H	H	X	Din 0-8	Write Cycle 1st Byte
L→H	L	L	L	H	L	H	H	X	Din 9-17	Write Cycle 2nd Byte
L→H	L	L	L	H	H	L	H	X	Din 18-26	Write Cycle 3rd Byte
L→H	L	L	L	H	H	H	L	X	Din 27-35	Write Cycle 4th Byte
L→H	L	L	L	L	L	L	L	X	Din 0-35	Write Cycle All Bytes
L→H	L	L	L	H	H	H	H	X	HIZ	Abort Write Cycle
L→H	L	H	X	X	X	X	X	X	HIZ	Deselect Cycle
X	H	X	X	X	X	X	X	HIZ	HIZ	Sleep Mode

Output Enable Truth Table

Operation	$\overline{G}$	DQ
Read	L	Dout 0-35
Read	H	HIZ
Sleep (ZZ=H)	X	HIZ
Write ($\overline{SW}$ =L)	X	HIZ
Deselect ($\overline{SS}$ =H)	X	HIZ

Absolute Maximum Ratings

Item	Symbol	Rating	Units	Notes
Power Supply Voltage	V_{DD}	-0.5 to 4.6	V	1
Input Voltage	V_{IN}	-0.5 to $V_{DD}+0.5$	V	1
Output Voltage	V_{OUT}	-0.5 to $V_{DD}+0.5$	V	1
Operating Temperature	T_A	0 to +70	° C	1
Storage Temperature	T_{STG}	-55 to +125	° C	1
Short Circuit Output Current	I_{OUT}	25	mA	1

1. Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended DC Operating Conditions (T_A=0 to 70°C)

Parameter	Symbol	Min.	Typ.	Max.	Units	Notes
Supply Voltage	V _{DD}	3.15	3.3	3.60	V	1
Output Driver Supply Voltage	V _{DDQ}	1.14	1.4	1.6	V	1
Input High Voltage	V _{IH}	V _{REF} + 0.1	—	V _{DDQ} + 0.3	V	1,2
Input Low Voltage	V _{IL}	-0.3	—	V _{REF} - 0.1	V	1,3
Input Reference Voltage	V _{REF}	0.55	0.70	0.90	V	1
Clocks Signal Voltage	V _{IN - CLK}	-0.3	—	V _{DDQ} + 0.3	V	1,4
Differential Clocks Signal Voltage	V _{DIF - CLK}	0.1	—	V _{DDQ} + 0.6	V	1,5
Clocks Common Mode Voltage	V _{CM - CLK}	0.55	—	0.90	V	1
Output Current	I _{OUT}	—	5	8	mA	

1. All voltages referenced to V_{SS}. All V_{DD}, V_{DDQ} and V_{SS} pins must be connected.
2. V_{IH}(Max)DC = V_{DDQ} + 0.3 V, V_{IH}(Max)AC = V_{DD} + 1.5 V (pulse width ≤ 4.0ns)
3. V_{IL}(Min)DC = -0.3 V, V_{IL}(Min)AC = -1.5 V (pulse width ≤ 4.0ns)
4. V_{IN-CLK} specifies the maximum allowable DC excursions of each differential clock (K, $\bar{K}$)
5. V_{DIF-CLK} specifies the minimum Clock differential voltage required for switching.

Capacitance (T_A=0 to +70°C, V_{DD}=3.3 -5% + 10% V, f=1MHz)

Parameter	Symbol	Test Condition	Max	Units
Input Capacitance	C _{IN}	V _{IN} = 0V	3	pF
Data I/O Capacitance (DQ0-DQ35)	C _{OUT}	V _{OUT} = 0V	4	pF

DC Electrical Characteristics (T_A= 0 to +70°C, V_{DD}=3.3 ± 5% V)

Parameter	Symbol	Min.	Max.	Units	Notes
Average Power Supply Operating Current- X36 (I _{OUT} = 0, V _{IN} = V _{IH} or V _{IL} , ZZ & SS = V _{IL})	I _{DD5} I _{DD6} I _{DD7}	— — —	630 530 480	mA	1
Average Power Supply Operating Current - X18 (I _{OUT} = 0, V _{IN} = V _{IH} or V _{IL} , ZZ & SS = V _{IL})	I _{DD5} I _{DD6} I _{DD7}	— — —	590 500 440	mA	1
Power Supply Standby Current (ZZ= V _{IH} , All other inputs = V _{IH} or V _{IL} , I _{OUT} = 0)	I _{SB}	—	10	mA	1
Input Leakage Current, any input (V _{IN} = V _{SS} or V _{DD})	I _{LI}	—	+1	μA	
Output Leakage Current (V _{OUT} = V _{SS} or V _{DD} , DQ in HIZ)	I _{LO}	—	+1	μA	
Output "High" Level Voltage (I _{OH} =-6mA @ V _{DDQ} /2 + 0.3)	V _{OH}	V _{DDQ} /2 + 0.3	V _{DDQ}	V	2
Output "Low" Level Voltage (I _{OL} =+6mA @ V _{DDQ} /2 -0.3)	V _{OL}	V _{SS}	V _{DDQ} /2 -0.3	V	2

1. I_{OUT} = Chip Output Current
 2. Minimum Impedance Output Driver


Programmable Impedance Output Driver DC Electrical Characteristics ($T_A = 0$ to $+70^\circ\text{C}$, $V_{DD} = 3.3 - 5\% + 10\% V$)

Parameter	Symbol	Min.	Max.	Units	Notes
Output "High" Level Voltage	V_{OH}	$V_{DDQ} / 2$	V_{DDQ}	V	1
Output "Low" Level Voltage	V_{OL}	V_{SS}	$V_{DDQ} / 2$	V	2
1. $I_{OH} = (V_{DDQ} / 2) / (R_Q / 5)$ 7.5% @ $V_{OH} = V_{DDQ} / 2$ For: $150\Omega \leq R_Q \leq 350\Omega$ 2. $I_{OL} = (V_{DDQ} / 2) / (R_Q / 5)$ 7.5% @ $V_{OL} = V_{DDQ} / 2$ For: $150\Omega \leq R_Q \leq 350\Omega$					

AC Test Conditions ($T_A = 0$ to $+70^\circ\text{C}$, $V_{DD} = 3.3 - 5\% + 10\% V$)

Parameter	Symbol	Conditions	Units	Notes
Input High Level	V_{IH}	1.4	V	
Input Low Level	V_{IL}	V_{SS}	V	
Input Reference Voltage	V_{REF}	0.7	V	
Differential Clocks Voltage	$V_{DIF-CLK}$	0.7	V	
Clocks Common Mode Voltage	V_{CM-CLK}	0.7	V	
Input Rise Time	T_R	0.5	ns	
Input Fall Time	T_F	0.5	ns	
I/O Signals Reference Level (except K, C Clocks)		0.7	V	
Clocks Reference Level		Differential Cross Point	V	
Output Load Conditions				1
1. See figure on page 7				

AC Test Loading



AC Characteristics ($T_A=0$ to $+70^\circ\text{C}$, $V_{DD}=3.3 - 5\% + 10\% \text{ V}$)


Parameter	Symbol	-5		-6		-7		Units	Notes
		Min.	Max.	Min.	Max.	Min.	Max.		
Cycle Time	t_{KHKH}	5.0	—	6.0	—	7.0	—	ns	
Clock High Pulse Width	t_{KHKL}	1.5	—	1.5	—	1.5	—	ns	
Clock Low Pulse Width	t_{KLKH}	1.5	—	1.5	—	1.5	—	ns	
Clock to Output Valid	t_{KHQV}	—	2.5	—	3.0	—	3.5	ns	1
Address Setup Time	t_{AVKH}	0.5	—	0.5	—	0.5	—	ns	
Address Hold Time	t_{KHAX}	1.0	—	1.0	—	1.0	—	ns	
Sync Select Setup Time	t_{SVKH}	0.5	—	0.5	—	0.5	—	ns	
Sync Select Hold Time	t_{KHSX}	1.0	—	1.0	—	1.0	—	ns	
Write Enables Setup Time	t_{WVKH}	0.5	—	0.5	—	0.5	—	ns	
Write Enables Hold Time	t_{KHWX}	1.0	—	1.0	—	1.0	—	ns	
Data In Setup Time	t_{DVKH}	0.5	—	0.5	—	0.5	—	ns	
Data In Hold Time	t_{KHDX}	1.0	—	1.0	—	1.0	—	ns	
Data Out Hold Time	t_{KHQX}	0.5	—	0.5	—	0.5	—	ns	1
Clock High to Output High Z	t_{KHQZ}	—	2.5	—	3.0	—	3.5	ns	1,2
Clock High to Output Active	t_{KHQX4}	1.0	—	1.0	—	1.0	—	ns	1,2
Output Enable to High Z	t_{GHQZ}	—	2.5	—	3.0	—	3.5	ns	1,2
Output Enable to Low Z	t_{GLQX}	0.5	—	0.5	—	0.5	—	ns	1,2
Output Enable to Output Valid	t_{GLQV}	—	2.5	—	3.0	—	3.5	ns	1
Output Enable Set-up Time	t_{GHKH}	0.5	—	0.5	—	0.5	—	ns	1,3
Output Enable Hold Time	t_{KHGX}	1.5	—	1.5	—	1.5	—	ns	1,3
Sleep Mode Recovery Time	t_{ZZR}	5	—	6	—	7	—	ns	
Sleep Mode Enable Time	t_{ZZE}	—	5	—	6	—	7	ns	

1. See AC Test Loading figure on page 7


2. Transitions are measured ± 200 mV from steady state voltage.

3. Output Driver Impedance update specifications for $\bar{G}$ induced updates. Write and Deselect cycles will also induce Output Driver updates during High Z.

Timing Diagram (Read and Deselect Cycles)




Timing Diagram (Read Write Cycles)



NOTES:

1. D2 is the input data written in memory location A2.
2. Q2 is output data read from the write buffer, as a result of address A2 being a match from the last write cycle address.

Timing Diagram (Sleep Mode)



IEEE 1149.1 TAP AND BOUNDARY SCAN

The SRAM provides a limited set of JTAG functions intended to test the interconnection between SRAM I/Os and printed circuit board traces or other components. There is no multiplexer in the path from I/O pins to the RAM core.

In conformance with IEEE std. 1149.1, the SRAM contains a TAP controller, Instruction register, Boundary Scan register, Bypass register and ID register.

The TAP controller has a standard 16-state machine that resets internally upon power-up, therefore, TRST signal is not required.

Signal List

- TCK: Test Clock
- TMS: Test Mode Select
- TDI: Test Data In
- TDO: Test Data Out

Caution: TCK,TMS,TDI must be tied down, even if JTAG is not used.

JTAG Recommended DC Operating Conditions ($T_A=0$ to 70°C)

Parameter	Symbol	Min.	Typ.	Max.	Units	Notes
JTAG Input High Voltage	V_{IH1}	2.2	—	$V_{DD}+0.3$	V	1
JTAG Input Low Voltage	V_{IL1}	-0.3	—	0.8	V	1
JTAG Output High Level	V_{OH1}	2.4	—	—	V	1,2
JTAG Output Low Level	V_{OL1}	—	—	0.4	V	1,3

1. All JTAG Inputs/Outputs are LVTTTL Compatible only.

2. $I_{OH1} = -8\text{mA}$ at 2.4V.

3. $I_{OL1} = +8\text{mA}$ at 0.4V.

JTAG AC Test Conditions ($T_A=0$ to $+70^{\circ}\text{C}$, $V_{DD}=3.3$ -5% + 10% V)

Parameter	Symbol	Conditions	Units	Notes
Input Pulse High Level	V_{IH1}	3.0	V	
Input Pulse Low Level	V_{IL1}	0.0	V	
Input Rise Time	T_{R1}	2.0	ns	
Input Fall Time	T_{F1}	2.0	ns	
Input and Output Timing Reference Level		1.5	V	1


1. See AC Test Loading on page 7

JTAG AC Characteristics ($T_A=0$ to $+70^{\circ}\text{C}$, $V_{DD}=3.3$ -5% + 10% V)

Parameter	Symbol	Min.	Max.	Units	Notes
TCK Cycle Time	t_{THTH}	20	—	ns	
TCK High Pulse Width	t_{THHL}	7	—	ns	
TCK Low Pulse Width	t_{TLTH}	7	—	ns	
TMS Setup	t_{MVTH}	4	—	ns	
TMS Hold	t_{THMX}	4	—	ns	
TDI Setup	t_{DVTH}	4	—	ns	
TDI Hold	t_{THDX}	4	—	ns	
TCK Low to Valid Data	t_{TLOV}	—	7	ns	1

1. See AC Test Loading on page 7

JTAG Timing Diagram



Scan Register Definition

Register Name	Bit Size X18	Bit Size X36
Instruction	3	3
Bypass	1	1
ID	32	32
Boundary Scan *	51	70

* The Boundary Scan chain consists of the following bits:

- 36 or 18 bits for Data Inputs Depending on X18 or X36 Configuration
- 15 bits for SA0 - SA14 for X36, 16 bits for SA0 - SA15 for X18
- 4 bits for $\overline{SBW}a$ - $\overline{SBW}d$ in X36, 2 bits for $\overline{SBW}a$ and $\overline{SBW}b$ in X18
- 9 bits for K, $\overline{K}$, ZQ, $\overline{SS}$, G, SW, ZZ, M1 and M2
- 6 bits for Place Holders

* K and $\overline{K}$ clocks connect to a differential receiver that generates a single-ended clock signal. This signal and its inverted value are used for Boundary Scan sampling.

ID Register Definition

Part	Field Bit Number and Description				
	Revision Number (31:28)	Device Density and Configuration (27:18)	Vendor Definition (17:12)	Manufacture JEDEC Code (11:1)	Start Bit(0)
64K X18	0000	001 000 0011	000101	000 101 001 00	1
32K X36	0000	000 110 0100	000101	000 101 001 00	1

Instruction Set

Code	Instruction	Notes
000	SAMPLE-Z	1
001	IDCODE	2
010	SAMPLE-Z	1
011	BYPASS	3
100	SAMPLE	4
101	BYPASS	3
110	BYPASS	3
111	BYPASS	3

1. Places DQs in HIZ in order to sample all input data regardless of other SRAM inputs.
2. TDI is sampled as an input to the first ID register to allow for the serial shift of the external TDI data.
3. BYPASS register is initiated to VSS when BYPASS instruction is invoked. The BYPASS register also holds the last serially loaded TDI when exiting the Shift DR state.
4. SAMPLE instruction does not place DQs in HIZ.

List of IEEE 1149.1 standard violations:

- 7.2.1.b, e
- 7.7.1.a-f
- 10.1.1.b, e
- 10.7.1.a-d



Preliminary

IBM043611QLA
IBM041811QLA
32K X 36 & 64K X 18 SRAM**Boundary Scan Order (x36)**

(PH =Place Holder)

Exit Order	Signal	Bump #	Exit Order	Signal	Bump #	Exit Order	Signal	Bump #
1	M2	5R	25	DQ15	6F	49	DQ22	2H
2	SA0	4P	26	DQ16	7E	50	DQ26	1H
3	SA12	4T	27	DQ11	6E	51	$\overline{\text{SBWc}}$	3G
4	SA10	6R	28	DQ12	7D	52	ZQ	4D
5	SA11	5T	29	DQ17	6D	53	$\overline{\text{SS}}$	4E
6	ZZ	7T	30	SA3	6A	54	PH*	4G
7	DQ0	6P	31	SA2	6C	55	PH**	4H
8	DQ5	7P	32	SA5	5C	56	$\overline{\text{SW}}$	4M
9	DQ6	6N	33	SA4	5A	57	$\overline{\text{SBWd}}$	3L
10	DQ1	7N	34	PH*	6B	58	DQ27	1K
11	DQ2	6M	35	PH*	5B	59	DQ31	2K
12	DQ7	6L	36	PH*	3B	60	DQ32	1L
13	DQ3	7L	37	PH*	2B	61	DQ28	2L
14	DQ4	6K	38	SA7	3A	62	DQ33	2M
15	DQ8	7K	39	SA6	3C	63	DQ34	1N
16	$\overline{\text{SBWa}}$	5L	40	SA9	2C	64	DQ29	2N
17	$\overline{\text{K}}$	4L	41	SA8	2A	65	DQ30	1P
18	K	4K	42	DQ18	2D	66	DQ35	2P
19	$\overline{\text{G}}$	4F	43	DQ23	1D	67	SA13	3T
20	$\overline{\text{SBWb}}$	5G	44	DQ24	2E	68	SA14	2R
21	DQ9	7H	45	DQ19	1E	69	SA1	4N
22	DQ13	6H	46	DQ20	2F	70	M1	3R
23	DQ14	7G	47	DQ25	2G			
24	DQ10	6G	48	DQ21	1G			

1. * Input of PH register connected to VSS
2. ** Input of PH register connected to VDD


Boundary Scan Order (x18)

(PH =Place Holder)


Exit Order	Signal	Bump #	Exit Order	Signal	Bump #
1	M2	5R	27	PH*	2B
2	SA10	6T	28	SA7	3A
3	SA0	4P	29	SA6	3C
4	SA11	6R	30	SA9	2C
5	SA12	5T	31	SA8	2A
6	ZZ	7T	32	DQ9	1D
7	DQ0	7P	33	DQ10	2E
8	DQ1	6N	34	DQ11	2G
9	DQ2	6L	35	DQ12	1H
10	DQ3	7K	36	$\overline{\text{SBWb}}$	3G
11	$\overline{\text{SBWa}}$	5L	37	ZQ	4D
12	$\overline{\text{K}}$	4L	38	$\overline{\text{SS}}$	4E
13	K	4K	39	PH*	4G
14	$\overline{\text{G}}$	4F	40	PH**	4H
15	DQ4	6H	41	$\overline{\text{SW}}$	4M
16	DQ5	7G	42	DQ13	2K
17	DQ6	6F	43	DQ14	1L
18	DQ7	7E	44	DQ15	2M
19	DQ8	6D	45	DQ16	1N
20	SA3	6A	46	DQ17	2P
21	SA2	6C	47	SA14	3T
22	SA5	5C	48	SA15	2R
23	SA4	5A	49	SA1	4N
24	PH*	6B	50	SA13	2T
25	PH*	5B	51	M1	3R
26	PH*	3B			

1. * Input of PH register connected to VSS
 2. ** Input of PH register connected to VDD

TAP Controller State Machine



7 x 17 BGA Dimensions



Note: All dimensions in Millimeters



Preliminary

IBM043611QLA
IBM041811QLA
32K X 36 & 64K X 18 SRAM

Revision Log

Rev	Contents of Modification
6/94	Initial Release of the 32K x 36 & 64K x 18 (5/6/7) BGA FLOW THRU Application Spec.
1/95	Addition of SRAM Features section. Changed parameter/signal names for JEDEC compatibility.
2/95	Add package dimensions and identify SA and DQ pins.
4/95	Release to Fax Server.
7/95	WWW Release.
10/95	Power update.

03H9040
SA14-4659-02
Revised 10/95

©IBM Corporation, 1995. All rights reserved.
Use is further subject to the provisions at the end of this document.

Page 19 of 19

■ 9006146 0000905 4T9 ■