

### **3.3 V 8M × 64-Bit 1 Bank, 64MByte SDRAM Module 168-pin Unbuffered DIMM Modules**

- 168 Pin unbuffered 8 Byte Dual-In-Line SDRAM Modules for PC main memory applications
- PC100-222, PC133-333 and PC133-222 versions
- One bank 8M × 64 organization
- Optimized for byte-write non-parity applications
- SDRAM Performance:

		-7 / -7.5	-8	Unit
		PC133	PC100	
$f_{CK}$	Clock Frequency (max.)	133	100	MHz
$t_{AC}$	Clock Access Time	5.4	6	ns

- Single 3.3 V ( $\pm 0.3$  V) power supply

- Programmed Latencies:

Product	Speed	CL	$t_{RCD}$	$t_{RP}$
-7	PC133	2	2	2
-7.5	PC133	3	3	3
-8	PC100	2	2	2

- Programmable  $\overline{CAS}$  Latency, Burst Length, and Wrap Sequence (Sequential & Interleave)
- Auto Refresh (CBR) and Self Refresh
- Decoupling capacitors mounted on substrate
- All inputs and outputs are LVTTL compatible
- Serial Presence Detect with E<sup>2</sup>PROM
- Utilizes four 8M × 16 SDRAMs in TSOPII-54 packages with 4096 refresh cycles every 64 ms
- 133.35 mm × 29.21 mm × 3.00 mm card size with gold contact pads.  
(JEDEC MO-161)

The HYS 64V8301GU is an industry standard 168-pin 8-byte Dual in-line Memory Module (DIMM) which is organized as 8M × 64 in an one bank high speed memory arrays designed with 128 Mbit Synchronous DRAMs for non-parity applications. The DIMMs use -7. speed sorted 8M × 16 SDRAM devices in TSOP54 packages to meet the PC133-222 requirements, -7.5 speed sort for PC133-333 and and -8 parts for the standard PC100 applications. Decoupling capacitors are mounted on the PC board. The PC board design is according to INTEL's module specification.

The DIMMs have a serial presence detect, implemented with a serial E2PROM using the 2-pin I<sup>2</sup>C protocol. The first 128 bytes are utilized by the DIMM manufacturer and the second 128 bytes are available to the end user.

All Infineon 168-pin DIMMs provide a high performance, flexible 8-byte interface in a 133.35 mm long footprint.

### Ordering Information

Type	Code	Package	Description	Module Height
HYS 64V8301GU-7-C2	PC133-222-520	L-DIM-168-32	133 MHz 8M × 64 1 bank SDRAM module	1.15"
HYS 64V8301GU-7.5-C2	PC133-333-520	L-DIM-168-32	133 MHz 8M × 64 1 bank SDRAM module	1.15"
HYS 64V8301GU-8-C2	PC100-222-620	L-DIM-168-32	100 MHz 8M × 64 1 bank SDRAM module	1.15"

Note: All part numbers end with a place code (not shown), designating the die revision. Consult factory for current revision. Example: HYS64V4300GU-8-C2, indicating Rev.C2 dies are used for SDRAM components.

### Pin Definitions and Functions

A0 - A11	Address Inputs (RA0 ~ RA11 / CA0 ~ CA7, CA10)	CLK0 - CLK3	Clock Input
BA0, BA1	Bank Select	DQMB0 - DQMB7	Data Mask
DQ0 - DQ63	Data Input/Output	$\overline{CS0}$ , $\overline{CS2}$	Chip Select
CB0 - CB7	Check Bits (x72 organization only)	$V_{DD}$	Power (+ 3.3 V)
<u>RAS</u>	Row Address Strobe	$V_{SS}$	Ground
<u>CAS</u>	Column Address Strobe	SCL	Clock for Presence Detect
<u>WE</u>	Read/Write Input	SDA	Serial Data Out for Pres. Detect
CKE0	Clock Enable	N.C./DU	No Connection


### Address Format

	Part Number	Rows	Columns	Bank Select	Refresh	Period	Interval
8M × 64	HYS 64V8301GU	12	9	2	4k	64 ms	15.6 $\mu$ s

**Pin Configuration**

<b>PIN#</b>	<b>Symbol</b>	<b>PIN#</b>	<b>Symbol</b>
1	$V_{SS}$	43	$V_{SS}$
2	DQ0	44	DU
3	DQ1	45	CS2
4	DQ2	46	DQMB2
5	DQ3	47	DQMB3
6	$V_{DD}$	48	DU
7	DQ4	49	$V_{DD}$
8	DQ5	50	N.C.
9	DQ6	51	N.C.
10	DQ7	52	N.C.
11	DQ8	53	N.C.
12	$V_{SS}$	54	$V_{SS}$
13	DQ9	55	DQ16
14	DQ10	56	DQ17
15	DQ11	57	DQ18
16	DQ12	58	DQ19
17	DQ13	59	$V_{DD}$
18	$V_{DD}$	60	DQ20
19	DQ14	61	N.C.
20	DQ15	62	DU
21	N.C.	63	N.C.
22	N.C.	64	$V_{SS}$
23	$V_{SS}$	65	DQ21
24	N.C.	66	DQ22
25	N.C.	67	DQ23
26	$V_{DD}$	68	$V_{SS}$
27	WE	69	DQ24
28	DQMB0	70	DQ25
29	DQMB1	71	DQ26
30	CS0	72	DQ27
31	DU	73	$V_{DD}$
32	$V_{SS}$	74	DQ28
33	A0	75	DQ29
34	A2	76	DQ30
35	A4	77	DQ31
36	A6	78	$V_{SS}$
37	A8	79	CLK2
38	A10	80	N.C.
39	BA1	81	WP
40	$V_{DD}$	82	SDA
41	$V_{DD}$	83	SCL
42	CLK0	84	$V_{DD}$

<b>PIN#</b>	<b>Symbol</b>	<b>PIN#</b>	<b>Symbol</b>
85	$V_{SS}$	127	$V_{SS}$
86	DQ32	128	CKE0
87	DQ33	129	N.C.
88	DQ34	130	DQMB6
89	DQ35	131	DQMB7
90	$V_{DD}$	132	N.C.
91	DQ36	133	$V_{DD}$
92	DQ37	134	N.C.
93	DQ38	135	N.C.
94	DQ39	136	CB6
95	DQ40	137	CB7
96	$V_{SS}$	138	$V_{SS}$
97	DQ41	139	DQ48
98	DQ42	140	DQ49
99	DQ43	141	DQ50
100	DQ44	142	DQ51
101	DQ45	143	$V_{DD}$
102	$V_{DD}$	144	DQ52
103	DQ46	145	N.C.
104	DQ47	146	DU
105	N.C.	147	N.C.
106	N.C.	148	$V_{SS}$
107	$V_{SS}$	149	DQ53
108	N.C.	150	DQ54
109	N.C.	151	DQ55
110	$V_{DD}$	152	$V_{SS}$
111	CAS	153	DQ56
112	DQMB4	154	DQ57
113	DQMB5	155	DQ58
114	N.C.	156	DQ59
115	RAS	157	$V_{DD}$
116	$V_{SS}$	158	DQ60
117	A1	159	DQ61
118	A3	160	DQ62
119	A5	161	DQ63
120	A7	162	$V_{SS}$
121	A9	163	CLK3
122	BA0	164	N.C.
123	A11	165	SA0
124	$V_{DD}$	166	SA1
125	CLK1	167	SA2
126	N.C.	168	$V_{DD}$

**Functional Block Diagrams**


BL04 7.8.00

**Block Diagram: 8M x 64 one Bank SDRAM DIMM Modules (HYS 64V8301GU)**

### Absolute Maximum Ratings

Parameter	Symbol	Limit Values		Unit
		min.	max.	
Input / Output voltage relative to V <sub>SS</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	- 1.0	4.6	V
Power supply voltage on V <sub>DD</sub>	V <sub>DD</sub>	- 1.0	4.6	V
Storage temperature range	T <sub>STG</sub>	-55	+150	°C
Power dissipation	P <sub>D</sub>	-	8	W
Data out current (short circuit)	I <sub>OS</sub>	-	50	mA

Permanent device damage may occur if "Absolute Maximum Ratings" are exceeded.

Functional operation should be restricted to recommended operation conditions.

Exposure to higher than recommended voltage for extended periods of time affect device reliability

### DC Characteristics

T<sub>A</sub> = 0 to 70 °C; V<sub>SS</sub> = 0 V; V<sub>DD</sub> = 3.3 V ± 0.3 V

Parameter	Symbol	Limit Values		Unit
		min.	max.	
Input High Voltage	V <sub>IH</sub>	2.0	V <sub>DD</sub> + 0.3	V
Input Low Voltage	V <sub>IL</sub>	- 0.5	0.8	V
Output High Voltage (I <sub>OUT</sub> = - 4.0 mA)	V <sub>OH</sub>	2.4	-	V
Output Low Voltage (I <sub>OUT</sub> = 4.0 mA)	V <sub>OL</sub>	-	0.4	V
Input Leakage Current, any input (0 V < V <sub>IN</sub> < 3.6 V, all other inputs = 0 V)	I <sub>I(L)</sub>	- 10	10	µA
Output Leakage Current (DQ is disabled, 0 V < V <sub>OUT</sub> < V <sub>DD</sub> )	I <sub>O(L)</sub>	- 10	10	µA

### Capacitance

T<sub>A</sub> = 0 to 70 °C; V<sub>DD</sub> = 3.3 V ± 0.3 V, f = 1 MHz

Parameter	Symbol	Limit Values		Unit
		max.		
Input Capacitance (A0 - A11, $\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ , $\overline{\text{WE}}$ )	C <sub>I1</sub>	38		pF
Input Capacitance ( $\overline{\text{CS}0}$ , $\overline{\text{CS}2}$ )	C <sub>I2</sub>	25		pF
Input Capacitance (CLK0 - CLK3)	C <sub>ICL</sub>	43		pF
Input Capacitance (CKE0)	C <sub>I3</sub>	35		pF
Input Capacitance (DQMBO - DQMBS)	C <sub>I4</sub>	13		pF
Input /Output Capacitance (DQ0 - DQ63, CB0 - CB7)	C <sub>IO</sub>	10		pF
Input Capacitance (SCL, SA0-2)	C <sub>SC</sub>	8		pF
Input /Output Capacitance	C <sub>SD</sub>	8		pF

**Operating Currents per SDRAM component**
 $T_A = 0 \text{ to } 70^\circ\text{C}$ ,  $V_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}$ 
**(Recommended Operating Conditions unless otherwise noted)**

Parameter	Test Condition	Symbol	-7 / -7.5	-8	Unit	Note
			max.			
Operating current $t_{RC} = t_{RC(MIN.)}$ , $t_{CK} = t_{CK(MIN.)}$ Outputs open, Burst Length = 4, CL=3 All banks operated in random access, all banks operated in ping-pong manner to maximize gapless data access	—	$I_{CC1}$	160	150	mA	<sup>1)</sup>
Precharge standby current in Power Down Mode $\overline{CS} = V_{IH(MIN.)}$ , $CKE \leq V_{IL(MAX.)}$	$t_{CK} = \text{min}$	$I_{CC2P}$	1.5		mA	<sup>1)</sup>
Precharge stand-by current in Non Power Down Mode $\overline{CS} = V_{IH(MIN.)}$ , $CKE \geq V_{IH(MIN.)}$	$t_{CK} = \text{min}$	$I_{CC2N}$	40	35	mA	<sup>1)</sup>
No operating current $t_{CK} = \text{min.}$ , $\overline{CS} = V_{IH(MIN.)}$ , active state (max. 4 banks)	$CKE \geq V_{IH(MIN.)}$	$I_{CC3N}$	50	45	mA	<sup>1)</sup>
	$CKE \leq V_{IL(MAX.)}$	$I_{CC3P}$	10	10	mA	<sup>1)</sup>
Burst Operating Current $t_{CK} = \text{min}$ Read command cycling	—	$I_{CC4}$	100	90	mA	<sup>1, 2)</sup>
Auto Refresh Current $t_{CK} = \text{min}$ Auto Refresh command cycling	—	$I_{CC5}$	230	210	mA	<sup>1)</sup>
Self Refresh Current Self Refresh Mode $CKE = 0.2 \text{ V}$		$I_{CC6}$	1.5	1.5	mA	<sup>1)</sup>

1. These parameters depend on the cycle rate. These values are measured at 133 MHz for -7 and -7.5 and at 100 MHz for -8 modules. Input signals are changed once during  $t_{CK}$ , excepts for  $I_{CC6}$  and for stand-by currents when  $t_{CK} = \text{infinity}$ . All values are shown per memory component.
2. These parameters are measured with continuous data stream during read access and all DQ toggling. CL = 3 and BL = 4 are assumed and the data-out current is excluded.

**AC Characteristics<sup>3,4</sup>**
 $T_A = 0 \text{ to } 70^\circ\text{C}$ ;  $V_{SS} = 0 \text{ V}$ ;  $V_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $t_T = 1 \text{ ns}$ 

Parameter	Symbol	Limit Values						Unit	Note		
		-7 PC133-222		-7.5 PC133-333		-8 PC100-222					
		min.	max.	min.	max.	min.	max.				

**Clock and Access Time**

Clock Cycle Time	$t_{CK}$								
CAS Latency = 3		7.5	—	7.5	—	10	—	ns	—
CAS Latency = 2		7.5	—	10	—	10	—	ns	—
System Frequency	$f_{CK}$								
CAS Latency = 3		—	133	—	133	—	100	MHz	—
CAS Latency = 2		—	133	—	100	—	100	MHz	—
Access Time from Clock	$t_{AC}$								
CAS Latency = 3		—	5.4	—	5.4	—	6	ns	4), 5)
CAS Latency = 2		—	5.4	—	6	—	6	ns	—
Clock High Pulse Width	$t_{CH}$	2.5	—	2.5	—	3	—	ns	6)
Clock Low Pulse Width	$t_{CL}$	2.5	—	2.5	—	3	—	ns	6)

**Setup and Hold Parameters**

Input Setup Time	$t_{CS}$	1.5	—	1.5	—	2	—	ns	7)
Input Hold Time	$t_{CH}$	0.8	—	0.8	—	1	—	ns	7)
Power Down mode Entry Time	$t_{SB}$	—	1	—	1	—	1	CLK	8)
Power Down Mode Exit Setup Time	$t_{PDE}$	1	—	1	—	1	—	CLK	9)
Mode Register Setup Time	$t_{ESC}$	2	—	2	—	2	—	CLK	—
Transition Time	$t_T$	1	—	1	—	1	—	ns	—

**Common Parameters**

RAS to CAS Delay	$t_{RCD}$	15	—	20	—	20	—	ns	—
Precharge Time	$t_{RP}$	15	—	20	—	20	—	ns	—
Active Command Period	$t_{RAS}$	42	100k	45	100k	45	100k	ns	—
Cycle Time	$t_{RC}$	60	—	67.5	—	70	—	ns	—
Bank to Bank Delay Time	$t_{RRD}$	14	—	15	—	16	—	ns	—
CAS to CAS Delay Time (same bank)	$t_{CCD}$	1	—	1	—	1	—	CLK	—

**AC Characteristics (cont'd)<sup>3,4</sup>**
 $T_A = 0 \text{ to } 70^\circ\text{C}$ ;  $V_{SS} = 0 \text{ V}$ ;  $V_{DD} = 3.3 \text{ V} \pm 0.3 \text{ V}$ ,  $t_T = 1 \text{ ns}$ 

Parameter	Symbol	Limit Values						Unit	Note		
		-7 PC133-222		-7.5 PC133-333		-8 PC100-222					
		min.	max.	min.	max.	min.	max.				

**Refresh Cycle**

Refresh Period (4096 cycles)	$t_{REF}$	—	64	—	64	—	64	ms	<sup>8)</sup>
Self Refresh Exit Time	$t_{SREX}$	1	—	1	—	1	—	CLK	<sup>10)</sup>

**Read Cycle**

Data Out Hold Time	$t_{OH}$	3	—	3	—	3	—	ns	<sup>4)</sup>
Data Out to Low Impedance Time	$t_{LZ}$	0	—	0	—	0	—	ns	—
Data Out to High Impedance Time	$t_{HZ}$	3	7	3	7	3	8	ns	<sup>11)</sup>
DQM Data Out Disable Latency	$t_{DQZ}$		2	—	2	—	2	CLK	—


**Write Cycle**

Data Input to Precharge (write recovery)	$t_{WR}$	2	—	2	—	2	—	CLK	—
DQM Write Mask Latency	$t_{DQW}$	0	—	0	—	0	—	CLK	—

**Notes**

3. All AC characteristics are shown for device level.  
An initial pause of 100  $\mu\text{s}$  is required after power-up. Then a Precharge All Banks command must be given followed by eight Auto Refresh (CBR) cycles before the Mode Register Set Operation can begin.
4. AC timing tests have  $V_{IL} = 0.4 \text{ V}$  and  $V_{IH} = 2.4 \text{ V}$  with the timing referenced to the 1.4 V crossover point. The transition time is measured between  $V_{IH}$  and  $V_{IL}$ . All AC measurements assume  $t_T = 1 \text{ ns}$  with the AC output load circuit shown in Figure below. Specified  $t_{AC}$  and  $t_{OH}$  parameters are measured with a 50 pF only, without any resistive termination and with a input signal of 1V/ns edge rate between 0.8 V and 2.0 V.
5. If clock rising time is longer than 1 ns, a time ( $t_T/2 - 0.5$ ) ns must be added to this parameter.
6. Rated at 1.4 V.
7. If  $t_T$  is longer than 1 ns, a time ( $t_T - 1$ ) ns must be added to this parameter.
8. Whenever the refresh Period has been exceeded, a minimum of two Auto (CBR) Refresh commands must be given to "wake-up" the device.

9. Timing is asynchronous. If setup time is not met by rising edge of the clock then the CKE signal is assumed latched on the next cycle.
10. Self Refresh Exit is a synchronous operation and begins on the second positive clock edge after CKE returns high. Self Refresh Exit is not complete until a time period equal to  $t_{RC}$  is satisfied after the Self Refresh Exit command is registered.
11. This is referenced to the time at which the output achieved the open circuit condition, not to output voltage levels.



A serial presence detect storage device - E<sup>2</sup>PROM - is assembled onto the module. Information about the module configuration, speed, etc. is written into the E<sup>2</sup>PROM device during module production using a serial presence detect protocol (I<sup>2</sup>C synchronous 2-wire bus).

**SPD-Table for HYS64V8301**

Byte#	Description	SPD Entry Value	Hex		
			8M × 64 -7	8M × 64 -7.5	8M × 64 -8
0	Number of SPD bytes	128	80	80	80
1	Total Bytes in Serial PD	256	08	08	08
2	Memory Type	SDRAM	04	04	04
3	Number of Row Addresses	12	0C	0C	0C
4	Number of Column Addresses	9	09	09	09
5	Number of DIMM Banks	1	01	01	01
6	Module Data Width	64	40	40	40
7	Module Data Width (cont'd)	0	00	00	00
8	Module Interface Levels	LVTTL	01	01	01
9	SDRAM Cycle Time at CL = 3	7.5 / 10.0 ns	75	75	A0
10	SDRAM Access Time at CL = 3	5.4 / 6.0 ns	54	54	60
11	DIMM Config (Error Det/Corr.)	none	00	00	00
12	Refresh Rate/Type	Self-Refresh, 15.6 µs	80	80	80
13	SDRAM Width, Primary	x16	10	10	10
14	Error Checking SDRAM Data Width	n/a	00	00	00
15	Minimum Clock Delay for Back-to-Back Random Column Address	$t_{CCD} = 1 \text{ CLK}$	01	01	01
16	Burst Length Supported	1, 2, 4, & 8	0F	0F	0F
17	Number of SDRAM Banks	4	04	04	04
18	Supported <u>CAS</u> Latencies	CL = 2 & 3	06	06	06
19	<u>CS</u> Latencies	<u>CS</u> latency = 0	01	01	01
20	<u>WE</u> Latencies	WL = 0	01	01	01
21	SDRAM DIMM Module Attributes	unbuffered	00	00	00
22	SDRAM Device Attributes: General	$V_{DD}$ tol. ± 10%	0E	0E	0E


**SPD-Table for HYS64V8301**

(cont'd)

Byte#	Description	SPD Entry Value	Hex		
			8M × 64 -7	8M × 64 -7.5	8M × 64 -8
23	SDRAM Cycle Time at CL = 2 CAS Latency = 2	10.0 ns	75	A0	A0
24	SDRAM Access Time at CL = 2	6.0 ns	54	60	60
25	SDRAM Cycle Time at CL = 1	not supported	FF	FF	FF
26	SDRAM Access Time at CL = 1	not supported	FF	FF	FF
27	Minimum Row Precharge Time	15 / 20 ns	0F	14	14
28	Minimum Row Active to Row Active Delay $t_{RRD}$	14 / 15 / 16 ns	0E	0F	10
29	Minimum RAS to CAS Delay $t_{RCD}$	15 / 20 ns	0F	14	14
30	Minimum RAS Pulse Width $t_{RAS}$	42 / 45 ns	2A	2D	2D
31	Module Bank Density (per bank)	64 MByte	10	10	10
32	SDRAM Input Setup Time	1.5 / 2 ns	15	15	20
33	SDRAM Input Hold Time	0.8 / 1 ns	08	08	10
34	SDRAM Data Input Setup Time	1.5 / 2 ns	15	15	20
35	SDRAM Data Input Hold Time	0.8 / 1 ns	08	08	10
36-61	Superset Information	—	FF	FF	FF
62	SPD Revision	Revision 1.2	12	12	12
63	Checksum for bytes 0 - 62	—	C5	0A	68
64-125	Manufacturers Information	—			
126	Frequency Specification		64	64	64
127	100 MHz Details	—	AF	AF	AF
128+	Unused Storage Locations	—	FF	FF	FF

### Package Outlines

**L-DIM-168-32 (JEDEC MO-161)**  
**SDRAM DIMM Module Package**



Note: All tolerances according to JEDEC standard

Dimensions in mm