

SIEMENS

SIEMENS AKTIENGESELLSCHAFT

T-46-23-18

1M x 9-Bit Dynamic RAM Module

HYM 91000S/L-60/-70/-80

HYM 9100SL/LL-60/-70

Advanced Information

- 1 048 576 words by 9-bit organization
- Fast access and cycle time
 - 60 ns access time
 - 110 ns cycle time (-60 version)
 - 70 ns access time
 - 130 ns cycle time (-70 version)
 - 80 ns access time
 - 150 ns cycle time (-80 version)
- Fast page mode capability with
 - 40 ns cycle time (-60/-70 version)
 - 45 ns cycle time (-80 version)
- Single + 5 V ($\pm 10\%$) supply
- Low power dissipation
 - max. 4455 mW active (-60 version)
 - max. 4000 mW active (-70 version)
 - max. 3500 mW active (-80 version)
 - CMOS — 50 mW standby
 - TTL — 100 mW standby
 - 15 mW under battery back up condition (HYM 91000SL/LL)
- Common CAS control for eight common data-in and data-out lines
- Separate CAS control for ninth bit
- CAS-before-RAS refresh, RAS-only refresh, hidden-refresh
- Decoupling capacitors mounted on substrate
- All inputs, outputs and clocks fully TTL compatible
- Single In-Line Memory Module socket (HYM 91000S/SL) and lead (HYM 91000L/LL) version
- Pin configuration according to JEDEC standards
- Utilizes nine 1M-DRAMs in SOJ package
- 512 refresh cycles/8 ms (HYM 91000S/L)
- 512 refresh cycles/64 ms (HYM 91000SL/LL)

SIEMENS**HYM 91000S,L/91000SL,LL****1M x 9-Bit****SIEMENS AKTIENGESELLSCHAFT**

The HYM 91000S/L-60/-70/-80 is a 1 Mbyte RAM module organized as 1 048 576 words by 9-bit in a 30-pin single-in-line package comprising in HYB 511000J 1M x 1 DRAMs in SOJ-packages mounted together with nine 0.2 μ F multilayer ceramic decoupling capacitors on a PC board.

The HYM 91000SL/LL-60/-70/-80 is the low power version comprising nine HYB 511000JL 1M x 1 low power DRAMs specially selected for battery backup applications.

Each HYB 51000J/JL is described in the data sheet and is fully electrically tested and processed according to Siemens standard quality procedure prior to module assembly. After assembly onto the board, a further set of electrical tests is performed.


A common $\overline{\text{CAS}}$ controls for eight common data-in and data-out lines. Bit nine (D8, Q8) which is generally used for parity is controlled by $\overline{\text{CAS8}}$. The common I/O feature on the HYM 91500S/SL/LL-60/-70/-80 dictates the use of early write cycles to prevent contention on D and Q.

Ordering Information


Type	Ordering Code	Package	Descriptions
HYM 91000S-60	Q67100-Q470	L-SIM-30-800-1	DRAM Module (access time 60 ns) ¹⁾
HYM 91000S-70	Q67100-Q445	L-SIM-30-800-1	DRAM Module (access time 70 ns) ¹⁾
HYM 91000S-80	Q67100-Q396	L-SIM-30-800-1	DRAM Module (access time 80 ns) ¹⁾
HYM 91000L-60	Q67100-Q564	L-SIM-30-800-1	DRAM Module (access time 60 ns) ¹⁾
HYM 91000L-70	Q67100-Q497	L-SIM-30-800-2	DRAM Module (access time 70 ns) ²⁾
HYM 91000L-80	Q67100-Q448	L-SIM-30-800-2	DRAM Module (access time 80 ns) ²⁾
HYM 91000SL-60	Q67100-Q569	L-SIM-30-800-1	DRAM Module (access time 60 ns) Low Power ¹⁾
HYM 91000SL-70	Q67100-Q571	L-SIM-30-800-1	DRAM Module (access time 70 ns) Low Power ¹⁾
HYM 91000LL-60	Q67100-Q570	L-SIM-30-800-2	DRAM Module (access time 60 ns) Low Power ²⁾
HYM 91000LL-70	Q67100-Q572	L-SIM-30-800-2	DRAM Module (access time 70 ns) Low Power ²⁾

¹⁾ Socket type

²⁾ Pin type

SIEMENS
HYM 91000S,L/91000SL,LL
1M x 9-Bit
SIEMENS AKTIENGESELLSCHAFT


SPP00881

HYM 91000S/SL
(Socket Type)


SPP01434

HYM 91000L/LL
(Pin type)
Pin Names

A0-A9	Address Inputs
DQ0-DQ7	Data Input/Output
D8	Data Input
Q8	Data Output
CAS	Column Address Strobe
RAS	Row Address Strobe

WRITE	Read/Write Input
CAS8	Column Address Strobe
V _{CC}	Power Supply (+ 5 V)
V _{SS}	Ground (0 V)
N.C.	No Connection

Pin Configuration

SIEMENS
HYM 91000S,L/91000SL,LL
1M x 9-Bit
SIEMENS AKTIENGESELLSCHAFT
Absolute Maximum Ratings

Operating temperature range	0 to + 70 °C
Storage temperature range	- 55 to + 125 °C
Soldering temperature	260 °C
Soldering time	10 s
Input/output voltage	- 1 to + 7 V
Power supply voltage	- 1 to + 7 V
Power dissipation	5.4 W
Data out current (short circuit)	50 mA

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Characteristics
 $T_A = 0 \text{ to } 70 \text{ °C}; V_{CC} = 5 \text{ V} \pm 10 \%$

Parameter	Symbol	Limit Values		Unit	Test Condition
		min.	max.		
Input high voltage	V_{IH}	2.4	6.5	V	-
Input low voltage	V_{IL}	-1.0	0.8	V	-
Output high voltage ($I_{OUT} = -5 \text{ mA}$)	V_{OH}	2.4	-	V	-
Output low voltage ($I_{OUT} = 4.2 \text{ mA}$)	V_{OL}	-	0.4	V	-
Input leakage current ($0 \text{ V} \leq V_{IN} \leq 6.5 \text{ V}$, all other pins = 0 V)	$I_{IL(L)}$	-20	20	μA	-
Output leakage current (DO is disabled, $0 \text{ V} \leq V_{OUT} \leq 5.5 \text{ V}$)	$I_{OL(L)}$	-20	20	μA	-
Average V_{CC} supply current: HYM 91000**-60 HYM 91000**-70 HYM 91000**-80 ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$, address cycling, $t_{RC} = t_{RC} \text{ min.}$)	I_{CC1}	-	810 720 630	mA mA mA	1) 2) 3) 1) 2) 3) 1) 2) 3)
Standby V_{CC} supply current ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$)	I_{CC2}	-	18	mA	1)
Average V_{CC} supply current, during RAS only refresh cycles: HYM 91000**-60 HYM 91000**-70 HYM 91000**-80 ($\overline{\text{RAS}}$ cycling, $\overline{\text{CAS}} = V_{IH}$, $t_{RC} = t_{RC} \text{ min.}$)	I_{CC3}	-	810 720 630	mA mA mA	1) 2) 3) 1) 2) 3) 1) 2) 3)

Notes see page 152.

SIEMENS

HYM 91000S,L/91000SL,LL

1M x 9-Bit

SIEMENS AKTIENGESELLSCHAFT

DC Characteristics (cont'd) $T_A = 0 \text{ to } 70^\circ\text{C}$; $V_{CC} = 5 \text{ V} \pm 10\%$

Parameter	Symbol	Limit Values		Unit	Test Condition
		min.	max.		
Average V_{CC} supply current, during fast page mode: HYM 91000**-60 HYM 91000**-70 HYM 91000**-80 ($\overline{\text{RAS}} = V_{IL}$, $\overline{\text{CAS}}$, address cycling, $t_{PC} = t_{PC \text{ min.}}$)	I_{CC4}	— — —	630 540 450	mA mA mA	1) 2) 3) 1) 2) 3) 1) 2) 3)
Standby V_{CC} supply current: ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{CC} - 0.2 \text{ V}$)	I_{CC5}	—	9	mA	—
Average V_{CC} supply current, during CAS-before-RAS mode: HYM 91000**-60 HYM 91000**-70 HYM 91000**-80 ($\overline{\text{RAS}}$, $\overline{\text{CAS}}$ cycling, $t_{RC} = t_{RC \text{ min.}}$)	I_{CC6}	— — —	810 720 630	mA mA mA	1) 1) 1)

for HYM 91000SL/LL only:

Standby V_{CC} supply current ($\overline{\text{RAS}} = \overline{\text{CAS}} = V_{IH}$)	I_{CC2}	—	1.8	mA	1)
Battery backup current average power supply current battery backup mode: ($\overline{\text{CAS}} = \overline{\text{CAS}}$ before $\overline{\text{RAS}}$ cycling or 2.0 V, $\overline{\text{WRITE}} = V_{CC} - 0.2 \text{ V}$ or 0.2 V, A0 to A9 = $V_{CC} - 0.2 \text{ V}$ or 0.2 V DI = $V_{CC} - 0.2 \text{ V}$ or 0.2 V or open, $t_{RC} = 125 \mu\text{s}$, $t_{RAS} = t_{RAS \text{ min.}} \sim 1 \mu\text{s}$)	I_{CC7}	—	2.7	mA	2) 13)

Notes see page 152.

SIEMENS
HYM 91000S,L/91000SL,LL
1M x 9-Bit
SIEMENS AKTIENGESELLSCHAFT
AC Characteristics ^{4) 5)}
 $T_A = 0 \text{ to } 70^\circ\text{C}$; $V_{CC} = 5 \text{ V} \pm 10\%$; $t_T = 5 \text{ ns}$

Parameter	Symbol	Limit Values						Unit
		HYM 91000**-60		HYM 91000**-70		HYM 91000**-80		
		min.	max.	min.	max.	min.	max.	
Random read or write cycle time	t_{RC}	110	—	130	—	150	—	ns
Fast page mode cycle time	t_{PC}	40	—	40	—	45	—	ns
Access time from RAS ^{6) 11)}	t_{RAC}	—	60	—	70	—	80	ns
Access time from CAS ^{6) 11)}	t_{CAC}	—	20	—	20	—	20	ns
Access time from column address ^{6) 12)}	t_{AA}	—	30	—	35	—	40	ns
Access time from $\overline{\text{CAS}}$ precharge ⁶⁾	t_{CPA}	—	30	—	35	—	40	ns
$\overline{\text{CAS}}$ to output in low-Z ⁶⁾	t_{CLZ}	0	—	0	—	0	—	ns
Output buffer turn-off delay ⁷⁾	t_{OFF}	0	20	0	20	0	20	ns
Transition time (rise and fall) ⁷⁾	t_T	3	50	3	50	3	50	ns
$\overline{\text{RAS}}$ precharge time	t_{RP}	40	—	50	—	60	—	ns
$\overline{\text{RAS}}$ pulse width	t_{RAS}	60	10.000	70	10.000	80	10.000	ns
$\overline{\text{RAS}}$ pulse width (fast page mode)	t_{RASp}	60	100.000	70	100.000	80	100.000	ns
$\overline{\text{RAS}}$ hold time	t_{RSH}	20	—	20	—	20	—	ns
$\overline{\text{CAS}}$ hold time	t_{CSH}	60	—	70	—	80	—	ns
$\overline{\text{CAS}}$ pulse width	t_{CAS}	20	10.000	20	10.000	20	10.000	ns
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ delay time ¹¹⁾	t_{RCD}	20	40	20	50	20	60	
$\overline{\text{RAS}}$ to column address delay time ¹²⁾	t_{RAD}	15	30	15	35	15	40	ns
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ precharge time	t_{CRP}	5	—	5	—	5	—	ns

Notes see page 152.

SIEMENS**HYM 91000S,L/91000SL,LL****1M x 9-Bit****- SIEMENS AKTIENGESELLSCHAFT****AC Characteristics (cont'd) ^{4) 5)}** $T_A = 0 \text{ to } 70^\circ\text{C}$; $V_{CC} = 5 \text{ V} \pm 10\%$; $t_T = 5 \text{ ns}$

Parameter	Symbol	Limit Values						Unit
		HYM 91000**-60		HYM 91000**-70		HYM 91000**-80		
		min.	max.	min.	max.	min.	max.	
CAS precharge time (fast page mode)	t_{CP}	10	—	10	—	10	—	ns
Row address setup time	t_{ASR}	0	—	0	—	0	—	ns
Row address hold time	t_{RAH}	10	—	10	—	10	—	ns
Column address setup time	t_{ASC}	0	—	0	—	0	—	ns
Column address hold time	t_{CAH}	15	—	15	—	15	—	ns
Column address hold time referenced to $\overline{\text{RAS}}$	t_{AR}	50	—	55	—	60	—	ns
Column address to $\overline{\text{RAS}}$ lead time	t_{RAL}	30	—	35	—	40	—	ns
Read command setup time	t_{RCS}	0	—	0	—	0	—	ns
Read command hold time ⁸⁾	t_{RCH}	0	—	0	—	0	—	ns
Read command hold time referenced to $\overline{\text{RAS}}$ ⁸⁾	t_{RRH}	0	—	0	—	0	—	ns
Write command hold time	t_{WCH}	15	—	15	—	15	—	ns
Write command hold time referenced to RAS	t_{WCR}	50	—	55	—	60	—	ns
Write command pulse width	t_{WP}	15	—	15	—	15	—	ns
Write command to $\overline{\text{RAS}}$ lead time	t_{RWL}	20	—	20	—	20	—	ns
Write command to $\overline{\text{CAS}}$ lead time	t_{CWL}	20	—	20	—	20	—	ns
Data setup time ⁹⁾	t_{DS}	0	—	0	—	0	—	ns
Data hold time ⁹⁾	t_{DH}	15	—	15	—	15	—	ns
Data hold time referenced to $\overline{\text{RAS}}$	t_{DHR}	50	—	55	—	60	—	ns

Notes see page 152.

SIEMENS
HYM 91000S,L/91000SL,LL
1M x 9-Bit
SIEMENS AKTIENGESELLSCHAFT
AC Characteristics (cont'd) ^{4) 5)}
 $T_A = 0 \text{ to } 70^\circ\text{C}$; $V_{CC} = 5 \text{ V} \pm 10\%$; $t_T = 5 \text{ ns}$

Parameter	Symbol	Limit Values						Unit
		HYM 91000**-60		HYM 91000**-70		HYM 91000**-80		
		min.	max.	min.	max.	min.	max.	
Refresh period HYM 91000 S/L	t_{REF}	—	8	—	8	—	8	ms
Refresh period HYM 91000 SL/LL	t_{REF}	—	64	—	64	—	64	ms
Write command setup time ¹⁰⁾	t_{WCS}	0	—	0	—	0	—	ns
$\overline{\text{CAS}}$ setup time ($\overline{\text{CAS}}$ - before-RAS cycle)	t_{CSR}	10	—	10	—	10	—	ns
$\overline{\text{CAS}}$ hold time ($\overline{\text{CAS}}$ - before-RAS cycle)	t_{CHR}	30	—	30	—	30	—	ns
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ precharge time	t_{RPC}	0	—	0	—	0	—	ns
$\overline{\text{CAS}}$ precharge time ($\overline{\text{CAS}}$ -before-RAS counter test cycle)	t_{CPT}	40	—	40	—	40	—	ns
$\overline{\text{CAS}}$ precharge time	t_{CPN}	10	—	10	—	10	—	ns

Notes see page 152.

SIEMENS

HYM 91000S,L/91000SL,LL

1M x 9-Bit

— SIEMENS AKTIENGESELLSCHAFT —


Capacitance $T_A = 0 \text{ to } 70^\circ\text{C}$; $V_{CC} = 5 \text{ V} \pm 10\%$; $f = 1 \text{ MHz}$

Parameter	Symbol	Limit Values		Unit
		min.	max.	
Input capacitance (A0 to A9, $\overline{\text{RAS}}$, $\overline{\text{WE}}$, $\overline{\text{CAS}}$)	C_{I1}	—	60	pF
Input capacitance (D8, $\overline{\text{CAS}}$)	C_{I2}	—	10	pF
I/O capacitance (D0 to D8)	C_{I0}	—	15	pF
Output capacitance (Q8)	C_O	—	10	pF

Notes for pages 147 to 151:

- 1) All voltages are referenced to V_{SS} .
- 2) I_{CC1} , I_{CC3} , I_{CC4} and I_{CC6} depend on cycle rate.
- 3) I_{CC1} and I_{CC4} depend on output loading. Specified values are measured with the output open.
- 4) An initial pause of 200 μs is required after power-up followed by 8 $\overline{\text{RAS}}$ cycles before proper device operation is achieved. In case of using internal refresh counter, a minimum of 8 $\overline{\text{CAS}}$ -before- $\overline{\text{RAS}}$ initialization cycles instead of 8 $\overline{\text{RAS}}$ cycles is required.
- 5) V_{IH} (min.) and V_{IL} (max.) are reference levels for measuring timing of input signals. Transition times are also measured between V_{IH} and V_{IL} .
- 6) Measured with a load equivalent to 2 TTL loads and 100 pF.
- 7) t_{OFF} (max.) defines the time at which the output achieves the open-circuit conditions and is not referenced to output voltage levels.
- 8) Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.
- 9) These parameters are referenced to the $\overline{\text{CAS}}$ leading edge in early write cycles and to the $\overline{\text{WRITE}}$ leading edge in read-write cycles.
- 10) t_{WCS} is not a restrictive operating parameter. This is included in the data sheet as electrical characteristics only. If $t_{WCS} \geq t_{WCS}(\text{min.})$, the cycle is an early write cycle and data out pin will remain open circuit (high impedance).
- 11) Operation within the $t_{RCD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RCD}(\text{max.})$ is specified as a reference point only. If t_{RCD} is greater than the specified $t_{RCD}(\text{max.})$ limit, then access time is controlled by t_{CAC} .
- 12) Operation within the $t_{RAD}(\text{max.})$ limit insures that $t_{RAC}(\text{max.})$ can be met. $t_{RAD}(\text{max.})$ is specified as a reference point only. If t_{RAD} is greater than the specified $t_{RAD}(\text{max.})$ limit, then access time is controlled by t_{AA} .
- 13) $t_{RAS}(\text{max.}) = 1 \mu\text{s}$ is only applied to refresh of battery-backup.
 $t_{RAS}(\text{max.}) = 10 \mu\text{s}$ is applied to functional operating.

Waveforms



SPT01406


Read Cycle

SIEMENS

HYM 91000S, L/91000SL, LL

1M x 9-Bit

SIEMENS AKTIENGESELLSCHAFT




Write Cycle (Early Write)

SIEMENS

HYM 9100S,L/9100SL,LL

1M x 9-Bit

SIEMENS AKTIENGESELLSCHAFT





SPT01409

Fast Page Mode Write Cycle (Early Write)

SIEMENSHYM 91000S,L/91000SL,LL
1M x 9-Bit

SIEMENS AKTIENGESELLSCHAFT



**Hidden Refresh Cycle (Read)**



Hidden Refresh Cycle (Write)

SIEMENSHYM 91000S,L/91000SL,LL
1M x 9-Bit

SIEMENS AKTIENGESELLSCHAFT

**RAS-Only Refresh Cycle****CAS-Before-RAS Refresh Cycle**