

# CAT24WC01/02/04/08/16

1K/2K/4K/8K/16K-Bit Serial E<sup>2</sup>PROM

## FEATURES


- 400 KHZ I<sup>2</sup>C Bus Compatible\*
- 1.8 to 6.0VOLT Operation
- Low Power CMOS Technology
- Hardware Write Protect
- Page Write Buffer
- Self-Timed Write Cycle with Auto-Clear
- 1,000,000 Program/Erase Cycles
- 100 Year Data Retention
- 8-pin DIP, 8-pin SOIC, 8 pin TSSOP\* or 14-pin SOIC Package
- Commercial, Industrial and Automotive Temperature Ranges

## DESCRIPTION


The CAT24WC01/02/04/08/16 is a 1K/2K/4K/8K/16K-bit Serial CMOS E<sup>2</sup>PROM internally organized as 128/256/512/1024/2048 words of 8 bits each. Catalyst's advanced CMOS technology substantially reduces device power requirements. The CAT24WC01/02 features an 8-byte page write buffer, and the CAT24WC04/08/16

features an 16-byte page write buffer. The device operates via the I<sup>2</sup>C bus serial interface, has a special write protection feature, and is available in 8-pin DIP, 8-pin SOIC, 8-pin TSSOP or 14-pin SOIC packages.

## PIN CONFIGURATION



## BLOCK DIAGRAM



## PIN FUNCTIONS

| Pin Name   | Function                    |
|--|-----------------------------|
| A <sub>0</sub> , A <sub>1</sub> , A <sub>2</sub> | Device Address Inputs       |
| SDA  | Serial Data/Address         |
| SCL  | Serial Clock                |
| WP   | Write Protect               |
| V <sub>CC</sub>                                  | +1.8V to +6.0V Power Supply |
| V <sub>SS</sub>                                  | Ground                      |

\* Catalyst Semiconductor is licensed by Philips Corporation to carry the I<sup>2</sup>C Bus Protocol.

**ABSOLUTE MAXIMUM RATINGS\***

Temperature Under Bias .....  $-55^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$   
 Storage Temperature .....  $-65^{\circ}\text{C}$  to  $+150^{\circ}\text{C}$   
 Voltage on Any Pin with  
     Respect to Ground<sup>(1)</sup> .....  $-2.0\text{V}$  to  $+V_{\text{CC}} + 2.0\text{V}$   
 $V_{\text{CC}}$  with Respect to Ground .....  $-2.0\text{V}$  to  $+7.0\text{V}$   
 Package Power Dissipation  
     Capability ( $T_a = 25^{\circ}\text{C}$ ) .....  $1.0\text{W}$   
 Lead Soldering Temperature (10 secs) .....  $300^{\circ}\text{C}$   
 Output Short Circuit Current<sup>(2)</sup> .....  $100\text{mA}$

**\*COMMENT**

Stresses above those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

**RELIABILITY CHARACTERISTICS**

| Symbol                    | Parameter          | Min.      | Max. | Units       | Reference Test Method         |
|---------------------------|--------------------|-----------|------|-------------|-------------------------------|
| $N_{\text{END}}^{(3)}$    | Endurance          | 1,000,000 |      | Cycles/Byte | MIL-STD-883, Test Method 1033 |
| $T_{\text{DR}}^{(3)}$     | Data Retention     | 100       |      | Years       | MIL-STD-883, Test Method 1008 |
| $V_{\text{ZAP}}^{(3)}$    | ESD Susceptibility | 2000      |      | Volts       | MIL-STD-883, Test Method 3015 |
| $I_{\text{LTH}}^{(3)(4)}$ | Latch-up           | 100       |      | mA          | JEDEC Standard 17             |

**D.C. OPERATING CHARACTERISTICS**

$V_{\text{CC}} = +1.8\text{V}$  to  $+6.0\text{V}$ , unless otherwise specified.

| Symbol               | Parameter  | Limits                     |      |                            | Units         | Test Conditions                                 |
|----------------------|--|----------------------------|------|----------------------------|---------------|---|
|                      |  | Min.                       | Typ. | Max.                       |               |   |
| $I_{\text{CC}}$      | Power Supply Current                                 |                            |      | 3                          | mA            | $f_{\text{SCL}} = 100\text{ KHz}$               |
| $I_{\text{S}}^{(5)}$ | Standby Current ( $V_{\text{CC}} = 5.0\text{V}$ )    |                            |      | 0                          | $\mu\text{A}$ | $V_{\text{IN}} = \text{GND or } V_{\text{CC}}$  |
| $I_{\text{LI}}$      | Input Leakage Current                                |                            |      | 10                         | $\mu\text{A}$ | $V_{\text{IN}} = \text{GND to } V_{\text{CC}}$  |
| $I_{\text{LO}}$      | Output Leakage Current                               |                            |      | 10                         | $\mu\text{A}$ | $V_{\text{OUT}} = \text{GND to } V_{\text{CC}}$ |
| $V_{\text{IL}}$      | Input Low Voltage                                    | $-1$                       |      | $V_{\text{CC}} \times 0.3$ | V             |   |
| $V_{\text{IH}}$      | Input High Voltage                                   | $V_{\text{CC}} \times 0.7$ |      | $V_{\text{CC}} + 0.5$      | V             |   |
| $V_{\text{OL1}}$     | Output Low Voltage ( $V_{\text{CC}} = 3.0\text{V}$ ) |                            |      | 0.4                        | V             | $I_{\text{OL}} = 3\text{ mA}$                   |
| $V_{\text{OL2}}$     | Output Low Voltage ( $V_{\text{CC}} = 1.8\text{V}$ ) |                            |      | 0.5                        | V             | $I_{\text{OL}} = 1.5\text{ mA}$                 |

**CAPACITANCE**  $T_A = 25^{\circ}\text{C}$ ,  $f = 1.0\text{ MHz}$ ,  $V_{\text{CC}} = 5\text{V}$ 

| Symbol                 | Test                                    | Max. | Units | Conditions                   |
|------------------------|---|------|-------|------------------------------|
| $C_{\text{I/O}}^{(3)}$ | Input/Output Capacitance (SDA)          | 8    | pF    | $V_{\text{I/O}} = 0\text{V}$ |
| $C_{\text{IN}}^{(3)}$  | Input Capacitance (A0, A1, A2, SCL, WP) | 6    | pF    | $V_{\text{IN}} = 0\text{V}$  |

Note:

- (1) The minimum DC input voltage is  $-0.5\text{V}$ . During transitions, inputs may undershoot to  $-2.0\text{V}$  for periods of less than 20 ns. Maximum DC voltage on output pins is  $V_{\text{CC}} + 0.5\text{V}$ , which may overshoot to  $V_{\text{CC}} + 2.0\text{V}$  for periods of less than 20ns.
- (2) Output shorted for no more than one second. No more than one output shorted at a time.
- (3) This parameter is tested initially and after a design or process change that affects the parameter.
- (4) Latch-up protection is provided for stresses up to 100 mA on address and data pins from  $-1\text{V}$  to  $V_{\text{CC}} + 1\text{V}$ .
- (5) Standby Current ( $I_{\text{SB}}$ ) =  $0\mu\text{A}$  ( $<900\text{nA}$ ).

**A.C. CHARACTERISTICS**

V<sub>CC</sub> = +1.8V to +6.0V, unless otherwise specified.

**Read & Write Cycle Limits**

| Symbol                          | Parameter  | V <sub>CC</sub> =1.8V - 6V |      | V <sub>CC</sub> =4.5V - 5.5V |      | Units |
|---------------------------------|--|----------------------------|------|------------------------------|------|-------|
|                                 |  | Min.                       | Max. | Min.                         | Max. |       |
| F <sub>SCL</sub>                | Clock Frequency  |                            | 100  |                              | 400  | kHz   |
| T <sub>I</sub> <sup>(1)</sup>   | Noise Suppression Time<br>Constant at SCL, SDA Inputs            |                            | 200  |                              | 200  | ns    |
| t <sub>AA</sub>                 | SCL Low to SDA Data Out<br>and ACK Out                           |                            | 3.5  |                              | 1    | μs    |
| t <sub>BUF</sub> <sup>(1)</sup> | Time the Bus Must be Free Before<br>a New Transmission Can Start | 4.7                        |      | 1.2                          |      | μs    |
| t <sub>HD:STA</sub>             | Start Condition Hold Time  | 4                          |      | 0.6                          |      | μs    |
| t <sub>LOW</sub>                | Clock Low Period   | 4.7                        |      | 1.2                          |      | μs    |
| t <sub>HIGH</sub>               | Clock High Period  | 4                          |      | 0.6                          |      | μs    |
| t <sub>SU:STA</sub>             | Start Condition Setup Time<br>(for a Repeated Start Condition)   | 4.7                        |      | 0.6                          |      | μs    |
| t <sub>HD:DAT</sub>             | Data In Hold Time  | 0                          |      | 0                            |      | ns    |
| t <sub>SU:DAT</sub>             | Data In Setup Time   | 50                         |      | 50                           |      | ns    |
| t <sub>R</sub> <sup>(1)</sup>   | SDA and SCL Rise Time  |                            | 1    |                              | 0.3  | μs    |
| t <sub>F</sub> <sup>(1)</sup>   | SDA and SCL Fall Time  |                            | 300  |                              | 300  | ns    |
| t <sub>SU:STO</sub>             | Stop Condition Setup Time  | 4                          |      | 0.6                          |      | μs    |
| t <sub>DH</sub>                 | Data Out Hold Time   | 100                        |      | 100                          |      | ns    |

**Power-Up Timing<sup>(1)(2)</sup>**

| Symbol           | Parameter                   | Max. | Units |
|------------------|-----------------------------|------|-------|
| t <sub>PUR</sub> | Power-up to Read Operation  | 1    | ms    |
| t <sub>PUW</sub> | Power-up to Write Operation | 1    | ms    |

**Write Cycle Limits**

| Symbol          | Parameter        | Min. | Typ. | Max | Units |
|-----------------|------------------|------|------|-----|-------|
| t <sub>WR</sub> | Write Cycle Time |      |      | 10  | ms    |

The write cycle time is the time from a valid stop condition of a write sequence to the end of the internal program/erase cycle. During the write cycle, the bus

interface circuits are disabled, SDA is allowed to remain high, and the device does not respond to its slave address.

Note:

(1) This parameter is tested initially and after a design or process change that affects the parameter.

(2) t<sub>PUR</sub> and t<sub>PUW</sub> are the delays required from the time V<sub>CC</sub> is stable until the specified operation can be initiated.

FUNCTIONAL DESCRIPTION

The CAT24WC01/02/04/08/16 supports the I<sup>2</sup>C Bus data transmission protocol. This Inter-Integrated Circuit Bus protocol defines any device that sends data to the bus to be a transmitter and any device receiving data to be a receiver. Data transfer is controlled by the Master device which generates the serial clock and all START and STOP conditions for bus access. The CAT24WC01/02/04/08/16 operates as a Slave device. Both the Master and Slave devices can operate as either transmitter or receiver, but the Master device controls which mode is activated. A maximum of 8 devices (24WC01 and 24WC02), 4 devices (24WC04), 2 devices (24WC08) and 1 device (24WC16) may be connected to the bus as determined by the device address inputs A0, A1, and A2.


PIN DESCRIPTIONS

**SCL:** Serial Clock  
The CAT24WC01/02/04/08/16 serial clock input pin is used to clock all data transfers into or out of the device. This is an input pin.

**SDA:** Serial Data/Address  
The CAT24WC01/02/04/08/16 bidirectional serial data/address pin is used to transfer data into and out of the device. The SDA pin is an open drain output and can be wire-ORed with other open drain or open collector outputs.


**A0, A1, A2:** Device Address Inputs  
These inputs set device address when cascading multiple devices. A maximum of eight devices can be cascaded when using either 24WC01 or 24WC02 device. All three address pins are used for these densities.

Figure 1. Bus Timing




5020 FHD F03

Figure 2. Write Cycle Timing



5020 FHD F04

Figure 3. Start/Stop Timing



5020 FHD F05

A total of four devices can be addressed on a single bus when using 24WC04 device. Only A1 and A2 address pins are used with this device. The A0 address pin must be tied to  $V_{SS}$ .

Only two devices can be cascaded when using 24WC08. The only address pin used with this device is A2. The other two address pins (A0, A1) must be tied to  $V_{SS}$ .

The 24WC16 is a stand alone device. In this case, all address pins (A0, A1, A2) must be tied to  $V_{SS}$ .

#### WP: Write Protect

If the WP pin is tied to  $V_{CC}$  the entire memory array becomes Write Protected (READ only). When the WP pin is tied to  $V_{SS}$  normal read/write operations are allowed to the device.

## I<sup>2</sup>C BUS PROTOCOL

The following defines the features of the I<sup>2</sup>C bus protocol:

- (1) Data transfer may be initiated only when the bus is not busy.
- (2) During a data transfer, the data line must remain stable whenever the clock line is high. Any changes in the data line while the clock line is high will be interpreted as a START or STOP condition.

#### START Condition

The START Condition precedes all commands to the device, and is defined as a HIGH to LOW transition of

SDA when SCL is HIGH. The CAT24WC01/02/04/08/16 monitor the SDA and SCL lines and will not respond until this condition is met.

#### STOP Condition


A LOW to HIGH transition of SDA when SCL is HIGH determines the STOP condition. All operations must end with a STOP condition.

## DEVICE ADDRESSING

The bus Master begins a transmission by sending a START condition. The Master then sends the address of the particular slave device it is requesting. The four most significant bits of the 8-bit slave address are fixed as 1010 for the CAT24WC01/02/04/08/16 (see Fig. 5). The next three significant bits (A2, A1, A0) are the device address bits and define which device or which part of the device the Master is accessing. Up to eight CAT24WC01/02, four CAT24WC04, two CAT24WC08, and one CAT24WC16 may be individually addressed by the system. The last bit of the slave address specifies whether a Read or Write operation is to be performed. When this bit is set to 1, a Read operation is selected, and when set to 0, a Write operation is selected.


After the Master sends a START condition and the slave address byte, the CAT24WC01/02/04/08/16 monitors the bus and responds with an acknowledge (on the SDA line) when its address matches the transmitted slave address. The CAT24WC01/02/04/08/16 then performs a Read or Write operation depending on the state of the R/W bit.

Figure 4. Acknowledge Timing



5020 FHD F06

Figure 5. Slave Address Bits



5022 FHD F07

Acknowledge

After a successful data transfer, each receiving device is required to generate an acknowledge. The Acknowledging device pulls down the SDA line during the ninth clock cycle, signaling that it received the 8 bits of data.

The CAT24WC01/02/04/08/16 responds with an acknowledge after receiving a START condition and its slave address. If the device has been selected along with a write operation, it responds with an acknowledge after receiving each 8-bit byte.

When the CAT24WC01/02/04/08/16 is in a READ mode it transmits 8 bits of data, releases the SDA line, and monitors the line for an acknowledge. Once it receives this acknowledge, the CAT24WC01/02/04/08/16 will continue to transmit data. If no acknowledge is sent by the Master, the device terminates data transmission and waits for a STOP condition.

WRITE OPERATIONS

Byte Write

In the Byte Write mode, the Master device sends the START condition and the slave address information (with the R/W bit set to zero) to the Slave device. After the Slave generates an acknowledge, the Master sends the byte address that is to be written into the address pointer of the CAT24WC01/02/04/08/16. After receiving another acknowledge from the Slave, the Master device

transmits the data byte to be written into the addressed memory location. The CAT24WC01/02/04/08/16 acknowledge once more and the Master generates the STOP condition, at which time the device begins its internal programming cycle to nonvolatile memory. While this internal cycle is in progress, the device will not respond to any request from the Master device.


Page Write

The CAT24WC01/02 writes up to 8 bytes of data, and CAT24WC04/08/16 writes up to 16 bytes of data in a single write cycle, using the Page Write operation. The Page Write operation is initiated in the same manner as the Byte Write operation, however instead of terminating after the initial word is transmitted, the Master is allowed to send up to P (P=7 for 24WC01/02 and P=15 for CAT24WC04/08/16) additional bytes. After each byte has been transmitted the CAT24WC01/02/04/08/16 will respond with an acknowledge, and internally increment the low order address bits by one. The high order bits remain unchanged.

If the Master transmits more than P+1 bytes prior to sending the STOP condition, the address counter 'wraps around', and previously transmitted data will be over-written.


Once all P+1 bytes are received and the STOP condition has been sent by the Master, the internal programming cycle begins. At this point all received data is written to the CAT24WC01/02/04/08/16 in a single write cycle.

Figure 6. Byte Write Timing



5020 FHD F08

Figure 7. Page Write Timing



NOTE: IN THIS EXAMPLE n = XXXX 0000(B); X = 1 or 0

P=7 for CAT24WC01/02 and P=15 for CAT24WC04/08/16

\* = Don't care for CAT24WC01

24WCXX F09

### Acknowledge Polling

The disabling of the inputs can be used to take advantage of the typical write cycle time. Once the stop condition is issued to indicate the end of the host's write operation, the CAT24WC01/02/04/08/16 initiates the internal write cycle. ACK polling can be initiated immediately. This involves issuing the start condition followed by the slave address for a write operation. If the CAT24WC01/02/04/08/16 is still busy with the write operation, no ACK will be returned. If the CAT24WC01/02/04/08/16 has completed the write operation, an ACK will be returned and the host can then proceed with the next read or write operation.

### WRITE PROTECTION

The Write Protection feature allows the user to protect against inadvertent programming of the memory array. If the WP pin is tied to  $V_{CC}$ , the entire memory array is protected and becomes read only. The CAT24WC01/02/04/08/16 will accept both slave and byte addresses, but the memory location accessed is protected from programming by the device's failure to send an acknowledge after the first byte of data is received.

### READ OPERATIONS

The READ operation for the CAT24WC01/02/04/08/16 is initiated in the same manner as the write operation with the one exception that the R/W bit is set to a one. Three different READ operations are possible: Immediate Address READ, Selective READ and Sequential READ.

### Immediate Address Read

The CAT24WC01/02/04/08/16's address counter contains the address of the last byte accessed, incremented by one. In other words, if the last READ or WRITE access was to address N, the READ immediately following would access data from address N+1. If N=E (where E = 127 for 24WC01, 255 for 24WC02, 511 for 24WC04, 1023 for 24WC08, and 2047 for 24WC16), then the counter will 'wrap around' to address 0 and continue to clock out data. After the CAT24WC01/02/04/08/16 receives its slave address information (with the R/W bit set to one), it issues an acknowledge, then transmits the 8-bit byte requested. The master device does not send an acknowledge but will generate a STOP condition.


### Selective Read

Selective READ operations allow the Master device to select at random any memory location for a READ operation. The Master device first performs a 'dummy' write operation by sending the START condition, slave address and byte address of the location it wishes to read. After the CAT24WC01/02/04/08/16 acknowledge the word address, the Master device resends the START condition and the slave address, this time with the R/W bit set to one. The CAT24WC01/02/04/08/16 then responds with its acknowledge and sends the 8-bit byte requested. The master device does not send an acknowledge but will generate a STOP condition.

### Sequential Read

The Sequential READ operation can be initiated by either the Immediate Address READ or Selective READ operations. After the CAT24WC01/02/04/08/16 sends

**Figure 8. Immediate Address Read Timing**



5020 FHD F10

the initial 8-bit byte requested, the Master will respond with an acknowledge which tells the device it requires more data. The CAT24WC01/02/04/08/16 will continue to output an 8-bit byte for each acknowledge sent by the Master. The operation is terminated when the Master fails to respond with an acknowledge, thus sending the STOP condition.

The data being transmitted from the CAT24WC01/02/04/08/16 is outputted sequentially with data from address N followed by data from address N+1. The READ operation address counter increments all of the CAT24WC01/02/04/08/16 address bits so that the entire memory array can be read during one operation. If more than the E bytes are read out, the counter will “wrap around” and continue to clock out data bytes.

Figure 9. Selective Read Timing






Figure 10. Sequential Read Timing



ORDERING INFORMATION



\* -40° to +125°C is available upon request

\*\* Available for 24WC01 and 24WC02

Notes:

(1) The device used in the above example is a 24WC02JI-2.5TE7 (SOIC, Industrial Temperature, 2.5 Volt to 6 Volt Operating Voltage, Tape & Reel)

24WCXX F14