

HM644332

2K Entry TAG Memory for Cache Sub System

The HM644332 TAGM is a 2048-entry tag memory fabricated with CMOS technology. It supports compact cache systems with 2-way or 4-way set

associativity and a high level of performance for 32-bit microprocessor systems, when used together with fast static RAMs as data RAMs.

Features


- Programmable organization: 512-entry $\times$ 4-way or 1024-entry $\times$ 2-way
- Memory organization: 512 words $\times$ 98 bits
98 bits = (20 tag bits + 1 parity bit + 2 validity bits) $\times$ 4 ways + 6 LRU bits
- Fast access time: 25/30 ns max from address inputs, 18 ns max from tag data inputs
- Single + 5 V supply
- TTL-compatible inputs and outputs
- LRU (least recently used) replacement algorithm
- Purge functions (all purge and partial purge)
- Internal parity generator/checker
- 64-pin pin-grid-array

Ordering Information

Part No.	Access Time		Package
	From Address	From Tag Data	
HM644332G-25	25 ns	18 ns	64-pin PGA
HM644332G-30	30 ns	18 ns	



Pin Arrangement



Pin No.	Function	Pin No.	Function	Pin No.	Function
1	N.C.	23	A ₄	45	TD ₆
2	MHIT	24	A ₅	46	TD ₉
3	HIT ₀ /REP ₀	25	A ₇	47	V _{CC}
4	HIT ₂ /REP ₂	26	A ₉	48	TD ₁₃
5	HIT ₃ /REP ₃	27	N.C.	49	TD ₁₅
6	TD ₀	28	N.C.	50	TD ₁₇
7	TD ₂	29	PINV	51	TD ₁₉
8	EXTH	30	SBLK	52	A ₀
9	MHENBL	31	SB ₁	53	A ₂
10	N.C.	32	INH	54	V _{SS}
11	TD ₇	33	INV _L	55	A ₆
12	TD ₈	34	SET	56	A ₈
13	TD ₁₀	35	H/R	57	PURGE
14	TD ₁₁	36	HIT	58	MODE
15	TD ₁₂	37	HC ₀ /RC ₀	59	V _{INV}
16	TD ₁₄	38	HC ₁ /RC ₁	60	SB ₀
17	TD ₁₆	39	HIT ₁ /REP ₁	61	V _{CC}
18	TD ₁₈	40	V _{SS}	62	WRITE
19	N.C.	41	TD ₁	63	RLATCH
20	N.C.	42	TD ₃	64	PERR
21	A ₁	43	TD ₄		
22	A ₃	44	TD ₅		





Pin Description

Symbol	Pin Name	Pin No.	I/O	Function
MODE	Mode	58	I	Mode selection MODE = H: 512-entry x 4-way MODE = L: 1024-entry x 2-way
A ₀ -A ₉	Address	52, 21, 53, 22, 23, 24, 55, 25, 56, 26	I	Address inputs: A ₉ is not used for 4-way; fix it to H or L
TD ₀ -TD ₁₉	Tag Data	6, 41, 7, 42-45, 11, 12, 46, 13, 14, 15, 48, 16, 49, 17, 50, 18, 51	I	Tag information
PURGE	Purge	57	I	All purge is done when PURGE = L
INVL	Invalidate	33	I	Partial purge: V bit of specified address is forced to 0 (L)
SBLK	Way Select Enable	30	I	Enables external way selection in replacement and invalidation cycles
SB ₀ , SB ₁	External Way Address	60, 31	I	External way address input: Enabled when SBLK = H
WRITE	Write	62	I	Enables write
SET	Set	34	I	Timing pulse Read cycle: Updates LRU Write cycle: Stores tag, sets V bits to H, and updates LRU Partial purge cycle: Shifts LRU and sets V bits to L
INH	Inhibit	32	I	Inhibits all functions except all purge
H/R	Hit/Replace Selection	35	I	Output selection H/R = H: Hit information H/R = L: Replace information
RLATCH	Replace Latch	63	I	Latch control for replace information
PINV	Parity Inversion	29	I	Used for testing only
VINV	Validity Inversion	59	I	Used for testing only
MHENBL	MHIT Enable	9	I	Enables MHIT output
EXTH	External Hit Control	8	I	Forces MHIT output to L
HIT	Hit	36	O	Hit output: NOR of HIT ₀ to HIT ₃
HC ₀ /RC ₀ HC ₁ /RC ₁	Hit/Replace Code	37, 38	O	Coded output of hit or replace information
HIT ₀ /REP ₀ HIT ₃ /REP ₃	Hit/Replace	3, 39, 4, 5	O	Uncoded output of hit or replace information
PERR	Parity Error	64	O	Indicates parity error
MHIT	Modified Hit	2	O	Hit output modified by MHENBL and EXTH
V _{CC}	Power	47, 61	I	Connects to + 5V power supply
V _{SS}	Ground	40, 54	I	Connects to ground



Block Diagrams





Function Tables

1. Basic Functions (all combinations not listed below are inhibited)

Input					Tag Info.	Control Info.		LRU	
INH	PURGE	SET	WRITE	INVL	Tag Bits	P Bit (Parity)	V Bits (Validity)	LRU Bits	Function Mode
L	H	x	x	x	No change	No change	No change	No change	Inhibit ^{*3}
H	H	H	x	x	No change	No change	No change	No change	Tag read
H	H		H	H	No change	No change	No change	No change ^{*1}	Tag read or updated
H	H		L	H	TD ₀ -TD ₁₉	Set	H	Updated	Tag write
x	L	H	x	x	Undefined	Undefined	L (All)	Initialized	All purge
H	H		H	L	No change	No change	No change ^{*2}	No change ^{*1}	Partial purge or shifted ^{*4}

x : H or L

Notes: ^{*1} When SBLK = L and there is no hit, LRU is not changed.

^{*2} When SBLK = L and there is no hit, the V bits are not changed.

^{*3} In inhibit mode, HIT and PERR outputs are H but all other outputs are L.

^{*4} Shifted means that the partially-purged way becomes the least recently used way.

2. Hit or Replace Information Output

Input		Internal Information ^{*1, *2}				Output							
MODE	A ₉	hit ₀ / rep ₀	hit ₁ / rep ₁	hit ₂ / rep ₂	hit ₃ / rep ₃	HIT ₀ / REP ₀	HIT ₁ / REP ₁	HIT ₂ / REP ₂	HIT ₃ / REP ₃	HC ₀ / RC ₀	HC ₁ / RC ₁	HIT ^{*3}	Mode
H	x	L	L	L	L	L	L	L	L	L	L	H	4-way
H	x	H	L	L	L	H	L	L	L	L	L	L	
H	x	L	H	L	L	L	H	L	L	H	L	L	
H	x	L	L	H	L	L	L	H	L	L	H	L	
H	x	L	L	L	H	L	L	L	H	H	H	L	2-way
L	L	L	x	L	x	L	L	L	L	L	L	H	
L	L	H	x	L	x	H	L	L	L	L	H	L	
L	L	L	x	H	x	L	L	H	L	L	L	L	
L	H	x	L	x	L	L	L	L	L	L	L	H	
L	H	x	H	x	L	L	H	L	L	H	L	L	
L	H	x	L	x	H	L	L	L	H	H	H	L	

x : H or L

Notes: ^{*1} Internal information rep₀ to rep₃ is determined by on-chip LRU logic when SBLK = L.

When SBLK = H, the internal information is determined by external signals SB₀ and SB₁.

^{*2} Correct operation is not guaranteed if 2 or more ways are hit at the same time.

^{*3} HIT output is valid when H/R = H.



3. Partial Purge ($\overline{\text{INVL}} = \text{L}$)

Input					Internal Info.				Purged Way				SET		Mode
MODE	A ₉	SBLK	SB ₀	SB ₁	hit ₀	hit ₁	hit ₂	hit ₃	0	1	2	3	LRU		
H	x	L	x	x	L	L	L	L	—	—	—	—	No change	4-way	
H	x	L	x	x	H	L	L	L	Q	—	—	—	Shifted		
H	x	L	x	x	L	H	L	L	—	Q	—	—	Shifted		
H	x	L	x	x	L	L	H	L	—	—	Q	—	Shifted		
H	x	L	x	x	L	L	L	H	—	—	—	Q	Shifted		
H	x	H	L	L	x	x	x	x	Q	—	—	—	Shifted		
H	x	H	H	L	x	x	x	x	—	Q	—	—	Shifted		
H	x	H	L	H	x	x	x	x	—	—	Q	—	Shifted		
H	x	H	H	H	x	x	x	x	—	—	—	Q	Shifted		
L	L	L	x	x	L	x	L	x	—	—	—	—	No change	2-way	
L	L	L	x	x	H	x	L	x	Q	—	—	—	Shifted		
L	L	L	x	x	L	x	H	x	—	—	Q	—	Shifted		
L	L	H	L	L	x	x	x	x	Q	—	—	—	Shifted		
L	L	H	L	H	x	x	x	x	—	—	Q	—	Shifted		
L	H	L	x	x	x	L	x	L	—	—	—	—	No change		
L	H	L	x	x	x	H	x	L	—	Q	—	—	Shifted		
L	H	L	x	x	x	L	x	H	—	—	—	Q	Shifted		
L	H	H	H	L	x	x	x	x	—	Q	—	—	Shifted		
L	H	H	H	H	x	x	x	x	—	—	—	Q	Shifted		

Note: Correct operation is not guaranteed if 2 or more ways are hit at the same time.

4. Parity Error and V Bits^{*1}

(n: 0 to 3)				
pen	vn ₀	vn ₁	PE _n	Hit Info. ^{*2}
L	L	L	L	—
L	L	H	H	Hit
L	H	L	H	Hit
L	H	H	L	Hit
H	L	L	L	—
H	L	H	H	Hit
H	H	L	H	Hit
H	H	H	H	Hit

Notes: ^{*1} PERR is the NOR of PE0 to PE3.

^{*2} Output information when internal hit is valid.

pen: Internal parity error in way n

vn₀/vn₁: Duplicate validity bits.

PE_n: Determined by the following equation:

$$\text{PE}_n = (\text{vn}_0 + \text{vn}_1) \cdot \text{pen} + (\text{vn}_0 \oplus \text{vn}_1)$$



Absolute Maximum Ratings

Item	Symbol	Rating	Unit
Supply Voltage	V_{CC}	-0.5 to +7.0	V
Input Voltage at Any Pin Relative to V_{SS}	V_{in}	-3.0 to +7.0	V
Output Voltage at Any Pin Relative to V_{SS}	V_{out}	-0.5 to +7.0	V
Output Current	I_{out}	±20	mA
Power Dissipation	P_T	1.5	W
Operating Temperature	T_{opr}	-10 to +85	°C
Storage Temperature	T_{stg}	-65 to +125	°C

Note: Permanent device damage may occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Recommended DC Operating Conditions ($T_a = 0$ to +70°C)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V_{CC}^{*1}	4.5	5.0	5.5	V
Input Low Voltage	V_{IL}^{*1}	-0.5 ^{*2}	—	0.8	V
Input High Voltage	V_{IH}^{*1}	2.2	—	6.0	V

Notes: *1 All voltages are relative to V_{SS} .

*2 -3.0 V for pulse width of 20 ns or less.

DC and Operating Characteristics ($T_a = 0$ to +70°C, $V_{CC} = 5\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$)

Item	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Operating Power	I_{CC}	Min. cycle, $I_{out} = 0\text{ mA}$	—	—	200	mA
Supply Current		Cycle = 100 ns, $I_{out} = 0\text{ mA}$	—	—	180	mA
Input Leakage Current	I_{IL}	$V_{in} = V_{SS}$ to V_{CC}	-10	—	10	μA
Output Voltage	V_{OL}	$I_{OL} = 8\text{ mA}$	—	—	0.4	V
	V_{OH}	$I_{OH} = -4\text{ mA}$	2.4	—	—	V

Capacitances ($T_a = 25^\circ\text{C}$, $f = 1\text{ MHz}$)

Item	Symbol	Test Condition	Min.	Typ.	Max.	Unit
Input Capacitance	C_{in}	$V_{in} = 0\text{ V}$	—	—	10	pF
Output Capacitance	C_{out}	$V_{out} = 0\text{ V}$	—	—	TBD	pF


Note: These parameters are sampled, not 100% tested.



AC Characteristics ($T_a = 0$ to $+70^\circ\text{C}$, $V_{CC} = 5\text{ V} \pm 10\%$, $V_{SS} = 0\text{ V}$,
unless otherwise noted)

AC Test Conditions

- Input pulse levels: 0 V to 3.0 V
- Input pulse rise and fall times: 0 ns to 5 ns (time between 0.8 V and 2.2 V)
- Input and output timing reference levels: 1.5 V
- Output load: See figure.



1. Tag Read Cycle (MODE = H or L, $\overline{\text{PURGE}} = \text{H}$, $\overline{\text{WRITE}} = \text{H}$, $\overline{\text{INVL}} = \text{H}$, $\overline{\text{PINV}} = \text{H}$ or L, $\overline{\text{VINV}} = \text{H}$ or L, $\overline{\text{INH}} = \text{H}$)

Item	Symbol	HM644332G-25		HM644332G-30		Unit
		Min.	Max.	Min.	Max.	
Read Cycle Time	t_{RC}	50	—	50	—	ns
Address Valid to HIT, HC_n , HIT_n	t_{AH}	—	25	—	30	ns
Address Valid to MHIT	t_{AMH}	—	27	—	32	ns
Tag Data Valid to HIT, HC_n , HIT_n	t_{TH}	—	18	—	18	ns
Tag Data Valid to MHIT	t_{TMH}	—	20	—	20	ns
HIT, HC_n , HIT_n Hold Time	t_{HH}	0	—	0	—	ns
Address Valid to RC_n , REP_n	t_{AR}	—	35	—	40	ns
Address Valid to PERR	t_{AP}	—	35	—	40	ns
Address Setup Time for SET	t_{AS}	25	—	25	—	ns
Tag Data Setup Time for $\overline{\text{SET}}$	t_{TS}	25	—	25	—	ns
SET Pulse Width	t_{SW}	20	—	20	—	ns
SET Recovery Time	t_{SR}	5	—	5	—	ns
RLATCH Setup Time	t_{RLS}	10	—	10	—	ns
RC_n , REP_n Hold Time for RLATCH	t_{RH}	0	—	0	—	ns
SBLK, SB_0 , SB_1 Setup Time for RC_n , REP_n	t_{SBR}	—	25	—	25	ns
SBLK, SB_0 , SB_1 Hold Time	t_{SBH}	5	—	5	—	ns
RC_n , REP_n Hold Time for SBLK, SB_0 , SB_1	t_{SH}	0	—	0	—	ns
SBLK, SB_0 , SB_1 Setup Time for SET	t_{SBS}	25	—	25	—	ns
PERR Hold Time	t_{PH}	0	—	0	—	ns
H/R to Multiplex Output Change	t_{HR}	—	10	—	12	ns
MHENBL, EXTH to MHIT Output	t_{MMH}	—	10	—	12	ns



2. Tag Write Cycle (MODE = H or L, PURGE = H, WRITE = L, INVL = H, H/R = L, INH = H)

Item	Symbol	HM644332G-25		HM644332G-30		Unit
		Min.	Max.	Min.	Max.	
Write Cycle Time	t_{WC}	50	—	50	—	ns
Address Valid to RC_n , REP_n	t_{AR}	—	35	—	40	ns
Address Setup Time for SET	t_{AS}	25	—	25	—	ns
Tag Data Setup Time for SET	t_{TS}	25	—	25	—	ns
SET Pulse Width	t_{SW}	20	—	20	—	ns
SET Recovery Time	t_{SR}	5	—	5	—	ns
RLATCH Setup Time	t_{RLS}	10	—	10	—	ns
SBLK, SB_0 , SB_1 Setup Time for SET	t_{SBS}	25	—	25	—	ns
SBLK, SB_0 , SB_1 Setup Time for RC_n , REP_n	t_{SBR}	—	25	—	25	ns
RC_n , REP_n Hold Time for SBLK, SB_0 , SB_1	t_{SH}	0	—	0	—	ns
SBLK Hold Time	t_{SBH}	5	—	5	—	ns
PINV, VINV Setup Time for SET	t_{IS}	25	—	25	—	ns
PINV, VINV Recovery Time for SET	t_{IR}	5	—	5	—	ns

3. Partial Purge (MODE = H or L, PURGE = H, WRITE = H, INVL = L, H/R = H or L, INH = H, RLATCH = L, PINV = H or L, VINV = H or L)

Item	Symbol	HM644332G-25		HM644332G-30		Unit
		Min.	Max.	Min.	Max.	
Partial Purge Cycle	t_{PPC}	50	—	50	—	ns
Address Setup Time for SET	t_{AS}	25	—	25	—	ns
Tag Data Setup Time for SET	t_{TS}	25	—	25	—	ns
SET Pulse Width	t_{SW}	20	—	20	—	ns
SET Recovery Time	t_{SR}	5	—	5	—	ns
SBLK, SB_0 , SB_1 Setup Time for SET	t_{SBS}	25	—	25	—	ns
SBLK, SB_0 , SB_1 Hold Time	t_{SBH}	5	—	5	—	ns


4. All Purge (SET = H, other control inputs are H or L)

Item	Symbol	HM644332G-25		HM644332G-30		Unit
		Min.	Max.	Min.	Max.	
All Purge Cycle Time	t_{APC}	100	—	100	—	ns
Purge Pulse Width	t_{PPW}	50	—	50	—	ns
Purge Recovery Time	t_{PR}	50	—	50	—	ns




Timing Charts


1. Tag Read Cycle




2. Tag Write Cycle



3. Partial Purge Cycle



4. All Purge Cycle



Function Description

Tag Read

The TAG input data (TD_0 – TD_{19}) and the contents of the addressed location are compared. If they are the same, a hit is assumed. $\overline{HIT}$ goes low and the HC_n and HIT_n outputs indicate the hit way associatively. If there is no hit, the LRU logic of the tag RAM automatically specifies which way is to be replaced.

The replacement information is presented at the RC_n and REP_n outputs by forcing the H/R input low. These signals will be latched and used for writing data into data memory.

Tag Write

If there is no hit, the tag RAM must be updated. A write operation is performed by setting $\overline{WRITE}$ low and inputting a $\overline{SET}$ pulse. The tag data will be written into the appropriate way by the internal LRU logic.

The way can be also specified externally by using $SBLK$, SB_0 , and SB_1 inputs. In tag write mode, the V bits (validity bits) and the parity bit are set, and the LRU is updated.

All Purge

By asserting the $\overline{PURGE}$ input low, all the V bits are reset and LRU is initialized.

In this operation, the contents of each tag and its parity will not be identified.

Partial Purge

A partial purge operation is performed by setting $\overline{INVL}$ low and inputting a $\overline{SET}$ pulse.

The V bit specified by the address input is reset and the LRU is shifted so that the partially-purged way becomes the least recently used way.



Package Dimensions

Unit: mm (inches)

