


DESCRIPTION

The HY638256 is a high-speed 32,768 x 8-bits CMOS static RAM fabricated using Hyundai's high performance twin tub CMOS process technology. This high reliability process coupled with high-speed circuit design techniques, yields maximum access time of 15ns. The HY638256 has a data retention mode that guarantees data to remain valid at a minimum power supply voltage of 2.0 volt. It is suitable for use in high-density high-speed system applications.

FEATURES

- High speed - 15/17/20/25ns (max.)
- Low power consumption
 - Operating 15ns : 100mA (max.)
 - 17ns : 100mA (max.)
 - 20ns : 90mA (max.)
 - 25ns : 90mA (max.)
- Standby (TTL) : 30mA (max.)
(CMOS) : 2mA (max.)
: 100µA (max.) - L-part
- Single 5V±10% power supply
- Battery backup (L-part)
 - 2.0V (min.) data retention
- Fully static operation
 - No clock or refresh required
- TTL compatible inputs and outputs
- Tri-state output
- Standard pin configuration
 - 28 pin 300 mil PDIP
 - 28 pin 300 mil SOJ
 - 28 pin 8 x 13.4 mm TSOP-I


PIN CONNECTION



PIN DESCRIPTION

Pin Name	Pin Function
$\overline{CS}$	Chip Select
WE	Write Enable
$\overline{OE}$	Output Enable
A0-A14	Address Inputs
I/O1-I/O8	Data Input/Output
Vcc	Power(+5V)
Vss	Ground

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

SYMBOL	PARAMETER	RATING	UNIT
VCC, VIN, VOUT	Power Supply, Input/Output Voltage	-0.5 to 7.0	V
TA	Operating Temperature	0 to 70	°C
TBIAS	Temperature Under Bias	-10 to 125	°C
TSTG	Storage Temperature	-65 to 150	°C
PD	Power Dissipation	1.0	W
IOUT	Data Output Current	50	mA
TSOLDER	Lead Soldering Temperature & Time	260 • 10	°C • sec

Note:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational of this specification is not implied. Exposure to absolute maximum rating conditions for extended period may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

(TA= 0°C to 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
VCC	Power Supply Voltage	4.5	5.0	5.5	V
VIH	Input High Voltage	2.2	-	VCC + 0.5	V
VIL	Input Low Voltage	-0.5 ⁽¹⁾	-	0.8	V

Note:

- VIL = -3.0V for pulse width less than 10ns

TRUTH TABLE

MODE	I/O OPERATION	CS	WE	OE
Standby	High-Z	H	X	X
Output Disabled	High-Z	L	H	H
Read	Data out	L	H	L
Write	Data in	L	L	X

Note:

- X= Don't Care
H= VIH
L= VIL

DC CHARACTERISTICS

(TA = 0°C to 70°C, VCC = 5V ± 10%, unless otherwise specified.)

SYMBOL	PARAMETER	TEST CONDITIONS	SPEED	MIN.	TYP.	MAX.	UNIT
ILI	Input Leakage Current	$V_{SS} \leq V_{IN} \leq V_{CC}$		-2	-	2	μA
ILO	Output Leakage Current	$V_{SS} \leq V_{OUT} \leq V_{CC}$ $\overline{CS} = V_{IH}$ or $\overline{OE} = V_{IH}$ or $\overline{WE} = V_{IL}$		-2	-	2	μA
ICC1	Average Operating Current	$\overline{CS} = V_{IL}$, $I_{VO} = 0mA$ Min. Duty Cycle = 100%	15ns	-	-	100	mA
			17ns	-	-	100	mA
			20ns	-	-	90	mA
			25ns	-	-	90	mA
ISB	TTL Standby Current (TTL Inputs)	$\overline{CS} = V_{IH}$, $V_{IN} = V_{IH}$ or V_{IL} , Min. Cycle		-	-	30	mA
ISB1	CMOS Standby Current (CMOS Inputs)	$\overline{CS} \geq V_{CC} - 0.2V$, $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$		-	-	2	mA
			L	-	20	100	μA
VOL	Output Low Voltage	$I_{OL} = 8.0mA$		-	-	0.4	V
VOH	Output High Voltage	$I_{OH} = -4.0mA$		2.4	-	-	V

Note:

1. Typical values are at VCC=5.0V, T=25°C

AC CHARACTERISTICS

(TA=0°C to 70°C, VCC=5V ±10%, unless otherwise noted.)

#	SYMBOL	PARAMETER	15		17		20		25		UNIT
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
READ CYCLE											
1	tRC	Read Cycle Time	15	-	17	-	20	-	25	-	ns
2	tAA	Address Access Time	-	15	-	17	-	20	-	25	ns
3	tACS	Chip Select Access Time	-	15	-	17	-	20	-	25	ns
4	tOE	Output Enable to Output Valid	-	8	-	9	-	10	-	12	ns
5	tCLZ	Chip Select to Low -Z Output	3	-	3	-	3	-	3	-	ns
6	tOLZ	Output Enable to Low-Z Output	3	-	3	-	3	-	3	-	ns
7	tCHZ	Chip Disable to High -Z Output	0	8	0	8	0	10	0	10	ns
8	tOHZ	Output Disable to High -Z Output	0	8	0	8	0	8	0	8	ns
9	tOH	Output Hold from Address Change	3	-	3	-	3	-	3	-	ns
WRITE CYCLE											
10	tWC	Write Cycle Time	15	-	17	-	20	-	25	-	ns
11	tCW	Chip Select to End of Write	12	-	13	-	13	-	15	-	ns
12	tAW	Address Valid to End of Write	12	-	13	-	13	-	15	-	ns
13	tAS	Address Set-up Time	0	-	0	-	0	-	0	-	ns
14	tWP	Write Pulse Width	12	-	13	-	13	-	15	-	ns
15	tWR	Write Recovery Time	0	-	0	-	0	-	0	-	ns
16	tWHZ	Write to High-Z Output	0	7	0	8	0	9	0	10	ns
17	tdW	Data to Write Time Overlap	8	-	8	-	9	-	10	-	ns
18	tdH	Data Hold from Write Time	0	-	0	-	0	-	0	-	ns
19	tOW	Output Active from End of Write	3	-	3	-	3	-	3	-	ns


AC TEST CONDITIONS

(TA=0°C to 70°C, VCC=5V ±10%, unless otherwise specified.)


PARAMETER	VALUE
Input Pulse Level	0V to 3V
Input Rise and Fall Time	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	See below

AC TEST LOADS

Output Load (A)



Output Load (B)
(for tCHZ, tCLZ, tOHZ, tWHZ & tOW)



Note:

1. Including jig and scope capacitance.

CAPACITANCE

(TA=25°C, f= 1MHz)


SYMBOL	PARAMETER	CONDITION	MAX.	UNIT
C _{IN}	Input Capacitance	V _{IN} =0V	6	pF
C _{I/O}	Input/Output Capacitance	V _{I/O} =0V	8	pF

Note:

1. This parameter is sampled and not 100% tested.

TIMING DIAGRAM


READ CYCLE1



Note (READ CYCLE):

1. t_{CHZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, t_{CHZ} max. is less than t_{OLZ} min. both for a given device and from device to device.
3. $\overline{WE}$ is high for read cycle.


READ CYCLE2




Note (READ CYCLE):

1. $\overline{WE}$ is high for read cycle.
2. Device is continuously selected $\overline{CS}=V_{IL}$.
3. $\overline{OE}=V_{IL}$.

WRITE CYCLE 1 (OE Clocked)



WRITE CYCLE 2 (OE Low Fixed)



Note (WRITE CYCLE):

1. A write occurs during the overlap of a low $\overline{CS}$ and a low $\overline{WE}$. A write begins at the latest transition among $\overline{CS}$ going low, and $\overline{WE}$ going low. A write ends at the earliest transition among $\overline{CS}$ going high and $\overline{WE}$ going high. t_{wp} is measured from the beginning of write to the end of write.
2. t_{cw} is measured from the later of $\overline{CS}$ going low to end of write.
3. t_{as} is measured from the address valid to the beginning of write.
4. t_{wr} is measured from the end of write to the address change. t_{wr} applied in case a write ends as $\overline{CS}$ or $\overline{WE}$ going high.
5. If $\overline{OE}$ and $\overline{WE}$ are in the read mode during this period, the I/O pins are in the output low-Z state, inputs of opposite phase of the output must not be applied because bus contention can occur.
6. If $\overline{CS}$ goes low simultaneously with $\overline{WE}$ going low or after $\overline{WE}$ going low, the outputs remain in high impedance state.
7. DOUT is the same phase of latest written data in this write cycle.
8. DOUT is the read data of the new address.

DATA RETENTION CHARACTERISTICS (L Version)


(TA=0°C to 70°C)

SYMBOL	PARAMETER	TEST CONDITION	POWER	MIN.	TYP.	MAX.	UNIT
VDR	VCC for Data Retention	$\overline{CS} \geq V_{CC}-0.2V$ $V_{SS} \leq V_{IN} \leq V_{CC}$		2.0	—	—	V
ICDDR	Data Retention Current	VCC=3.0V $\overline{CS} \geq V_{CC}-0.2V$ $V_{SS} \leq V_{IN} \leq V_{CC}$	L	—	2	50	μA
tCDR	Chip Disable to Data Retention Time	See Data Retention Timing Diagram		0	—	—	ns
tR	Operating Recovery Time			tRC ⁽²⁾	—	—	ns

Notes:


1. Typical values are at the condition of TA=25°C.
2. tRC is read cycle time.

DATA RETENTION TIMING DIAGRAM




PACKAGE INFORMATION


300mil 28 pin Plastic Dual In-line Package (P)




300mil 28 pin Small Outline J-Form Package (J)



28 pin Plastic Thin Small Out Line Package (T1)



28 pin Thin Small Out Line Package (R1)



4675088 0006136 111

ORDERING INFORMATION

PART NO.	SPEED	POWER	PACKAGE
HY638256P	15/17/20/25		PDIP
HY638256LP	15/17/20/25	L-part	PDIP
HY638256J	15/17/20/25		SOJ
HY638256LJ	15/17/20/25	L-part	SOJ
HY638256T1	15/17/20/25		TSOP-I
HY638256LT1	15/17/20/25	L-part	TSOP-I
HY638256R1	15/17/20/25		TSOP-I (R)
HY638256LR1	15/17/20/25	L-part	TSOP-I (R)