

CAT22C12

1K-Bit Nonvolatile CMOS Static RAM

FEATURES

- **■** Low Power CMOS Technology
- Single 5V Supply
- Fast RAM Access Times:
 - -200ns
 - -300ns
- Infinite E²PROM to RAM Recall
- CMOS and TTL Compatible I/O
- Power Up/Down Protection

- **Low CMOS Power Consumption:**
 - -Active: 50mA Max.
 - -Standby: 30μA Max.
- JEDEC Standard Pinouts:
 - -18 pin DIP
- 100,000 Program/Erase Cycles (E²PROM)
- 10 Year Data Retention
- Commercial, Industrial and Automotive Temperature Ranges

DESCRIPTION


The CAT22C12 NVRAM is a 1K bit nonvolatile memory organized as 256 words x 4 bits. The high speed static RAM array is bit for bit backed up by a nonvolatile E²PROM array which allows for easy transfer of data from RAM array to E²PROM (STORE) and from E²PROM to RAM (RECALL). STORE operations are completed in 10ms max. and RECALL operations typically within 1.5µs. The CAT22C12 features unlimited RAM write operations either through external RAM writes or inter-

nal recalls from E^2 PROM. Internal false store protection circuitry prohibits STORE operations when V_{CC} is less than 3.5V typ.

The CAT22C12 is manufactured using Catalyst's advanced CMOS floating gate technology. It is designed to endure 100,000 program/erase cycles (E²PROM) and has a data retention of 10 years. The device is available in a JEDEC approved 18 pin plastic DIP package.

PIN CONFIGURATION

DIP Package (P)




5155 FHD F01

PIN FUNCTIONS

Pin Name	Function
A ₀ -A ₇	Address
I/O ₀ –I/O ₃	Data In/Out
WE	Write Enable
CS	Chip Select
RECALL	Recall
STORE	Store
Vcc	+5V
V _{SS}	Ground

TD 5155

BLOCK DIAGRAM



5155 FHD F02

MODE SELECTION(1)(2)(3)

		In	put		
Mode	CS	WE	RECALL	STORE	I/O
Standby	Н	Х	Н	Н	Output High-Z
RAM Read	L	Н	Н	Н	Output Data
RAM Write	L	L	Н	Н	Input Data
(E ² PROM→RAM)	Х	Н	L	Н	Output High-Z RECALL
(E ² PROM→RAM)	Н	Х	L	Н	Output High-Z RECALL
(RAM→E ² PROM)	Х	Н	Н	L	Output High-Z STORE
(RAM→E ² PROM)	Н	Х	Н	L	Output High-Z STORE

POWER-UP TIMING(4)

Symbol	Parameter	Min.	Max.	Units
VCCSR	V _{CC} Slew Rate	.5	.005	V/ms

- RECALL signal has priority over STORE signal when both are applied at the same time.
 STORE is inhibited when RECALL is active.
 The store operation is inhibited when V_{CC} is below ≈ 3.5V.

- (4) This parameter is tested initially and after a design or process change that affects the parameter.

ABSOLUTE MAXIMUM RATINGS*

Temperature Under Bias55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground ⁽²⁾ 2.0 to +VCC +2.0V
V_{CC} with Respect to Ground2.0V to +7.0V
Package Power Dissipation Capability (Ta = 25°C)
Lead Soldering Temperature (10 secs) 300°C
Output Short Circuit Current(3)

*COMMENT

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

RELIABILITY CHARACTERISTICS

Symbol	Parameter	Min.	Max.	Units	Reference Test Method
N _{END} ⁽¹⁾	Endurance	10,000		Cycles/Byte	MIL-STD-883, Test Method 1033
T _{DR} ⁽¹⁾	Data Retention	10		Years	MIL-STD-883, Test Method 1008
V _{ZAP} ⁽¹⁾	ESD Susceptibility	2000		Volts	MIL-STD-883, Test Method 3015
I _{LTH} (1)(4)	Latch-Up	100		mA	JEDEC Standard 17

D.C. OPERATING CHARACTERISTICS

 $V_{CC} = +5V \pm 10\%$, unless otherwise specified.

		Limits				
Symbol	Parameter	Min.	Тур.	Max.	Unit	Conditions
Icc	Current Consumption (Operating)			50	mA	All Inputs = 5.5V T _A = 0°C All I/O's Open
I _{SB}	Current Consumption (Standby)			30	μΑ	
ILI	Input Current			2	μΑ	$0 \le V_{IN} \le 5.5V$
ILO	Output Leakage Current			10	μΑ	$0 \le V_{OUT} \le 5.5V$
ViH	High Level Input Voltage	2.0		Vcc	V	
VIL	Low Level Input Voltage	0.0		0.8	V	
Vон	High Level Output Voltage	2.4			V	I _{OH} = -2mA
VoL	Low Level Output Voltage			0.4	V	I _{OL} = 4.2mA
V _{DH}	RAM Data Holding Voltage	1.5		5.5	V	Vcc

CAPACITANCE $T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = 5V$

Symbol	Parameter	Max.	Unit	Conditions
C _{I/O} (1)	Input/Output Capacitance	10	pF	$V_{I/O} = 0V$
C _{IN} ⁽¹⁾	Input Capacitance	6	pF	V _{IN} = 0V

Note:

- (1) This parameter is tested initially and after a design or process change that affects the parameter.
- (2) The minimum DC input voltage is -0.5V. During transitions, inputs may undershoot to -2.0V for periods of less than 20 ns. Maximum DC voltage on output pins is V_{CC} +0.5V, which may overshoot to V_{CC} +2.0V for periods of less than 20 ns.
- (3) Output shorted for no more than one second. No more than one output shorted at a time.
- (4) Latch-up protection is provided for stresses up to 100 mA on address and data pins from -1V to V_{CC} +1V.

A.C. CHARACTERISTICS, Write Cycle

 V_{CC} = +5V ±10%, unless otherwise specified.

		22C12-20		22C12-30			
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	Conditions
twc	Write Cycle Time	200		300		ns	
tow	CS Write Pulse Width	150		150		ns	
tas	Address Setup Time	50		50		ns	C _L = 100pF
twp	Write Pulse Width	150		150		ns	+1TTL gate
twR	Write Recovery Time	25		25		ns	V _{OH} = 2.2V
t _{DW}	Data Valid Time	100		100		ns	$V_{OL} = 0.65V$
tон	Data Hold Time	0		0		ns	$V_{IH} = 2.2V$
twz ⁽¹⁾	Output Disable Time		100		100	ns	$V_{IL} = 0.65V$
tow	Output Enable Time	0		0		ns	

A.C. CHARACTERISTICS, Read Cycle

 V_{CC} = +5V ±10%, unless otherwise specified.

		22C12-20		22C12-30			
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	Conditions
trc	Read Cycle Time	200		300		ns	C _L = 100pF
taa	Address Access Time		200		300	ns	+1TTL gate
tco	CS Access Time		200		300	ns	$V_{OH} = 2.2V$
tон	Output Data Hold Time	0		0		ns	$V_{OL} = 0.65V$
t _{LZ} (1)	CS Enable Time	0		0		ns	$V_{IH} = 2.2V$
t _{HZ} (1)	CS Disable Time		100		100	ns	$V_{IL} = 0.65V$

Note

(1) This parameter is tested initially and after a design or process change that affects the parameter.

A.C. CHARACTERISTICS, Store Cycle

 V_{CC} = +5V ±10%, unless otherwise specified.

		Limits			
Symbol	Parameter	Min.	Max.	Units	Conditions
tsтс	Store Time		10	ms	
tstp	Store Pulse Width	200		ns	C _L = 100pF + 1TTL gate
tstz ⁽¹⁾	Store Disable Time		100	ns	$V_{OH} = 2.2V, V_{OL} = 0.65V$
tosT ⁽¹⁾	Store Enable Time	0		ns	$V_{IH} = 2.2V, V_{IL} = 0.65V$

A.C. CHARACTERISTICS, Recall Cycle

 V_{CC} = +5V $\pm 10\%$, unless otherwise specified.

		Limits			
Symbol	Parameter	Min.	Max.	Units	Conditions
trcc	Recall Cycle Time	1.4		μs	
trcp	Recall Pulse Width	300		ns	C _L = 100pF + 1TTL gate
t _{RCZ}	Recall Disable Time		100	ns	$V_{OH} = 2.2V, V_{OL} = 0.65V$
torc	Recall Enable Time	0		ns	$V_{IH} = 2.2V, V_{IL} = 0.65V$
tarc	Recall Data Access Time		1.1	μs	

Note:

⁽¹⁾ This parameter is tested initially and after a design or process change that affects the parameter.

DEVICE OPERATION

The configuration of the CAT22C12 allows a common address bus to be directly connected to the address inputs. Additionally, the Input/Output (I/O) pins can be directly connected to a common I/O bus if the bus has less than 1 TTL load and 100pF capacitance. If not, the I/O path should be buffered.

When the chip select (\overline{CS}) pin goes low, the device is activated. When \overline{CS} is forced high, the device goes into the standby mode and consumes very little current. With the nonvolatile functions inhibited, the device operates like a Static RAM. The Write Enable (\overline{WE}) pin selects a write operation when \overline{WE} is low and a read operation when \overline{WE} is high. In either of these modes, an array byte (4 bits) can be addressed uniquely by using the address lines (A_0-A_7) , and that byte will be read or written to through the Input/Output pins $(I/O_0-I/O_3)$.

The nonvolatile functions are inhibited by holding the STORE input and the RECALL input high. When the RECALL input is taken low, it initiates a recall operation which transfers the contents of the entire E²PROM array into the Static RAM. When the STORE input is taken low,

it initiates a store operation which transfers the entire Static RAM array contents into the E²PROM array.


Standby Mode

The chip select (\overline{CS}) input controls all of the functions of the CAT22C12. When a high level is supplied to the \overline{CS} pin, the device goes into the standby mode where the outputs are put into a high impendance state and the power consumption is drastically reduced. With I_{SB} less than $100\mu A$ in standby mode, the designer has the flexibility to use this part in battery operated systems.

Read

When the chip is enabled $(\overline{CS} = low)$, the nonvolatile functions are inhibited $(\overline{STORE} = high \text{ and } \overline{RECALL} = high)$. With the Write Enable (\overline{WE}) pin held high, the data in the Static RAM array may be accessed by selecting an address with input pins A_0-A_7 . This will occur when the outputs are connected to a bus which is loaded by no more than 100pF and 1 TTL gate. If the loading is greater than this, some additional buffering circuitry is recommended.

Figure 1. Read Cycle Timing




5153 FHD F06

Write

With the chip enabled and the nonvolatile functions inhibited, the Write Enable (\overline{WE}) pin will select the write mode when driven to a low level. In this mode, the address must be supplied for the byte being written. After the set-up time (t_{AS}), the input data must be supplied to pins $I/O_0-I/O_3$. When these conditions, in-


cluding the write pulse width time (twp) are met, the data will be written to the specified location in the static RAM. A write function may also be initiated from the standby mode by driving $\overline{\text{WE}}$ low, inhibiting the nonvolatile functions, supplying valid addresses, and then taking $\overline{\text{CS}}$ low and supplying input data.

Figure 2. Write Cycle Timing



5155 FHD F04

Figure 3. Early Write Cycle Timing



5153 FHD F05

Recall

At anytime, except during a store operation, taking the RECALL pin low will initiate a recall operation. This is independent of the state of \overline{CS} , \overline{WE} , or A_0-A_7 . After the RECALL pin has been held low for the duration of the Recall Pulse Width (t_{RCP}), the recall will continue independent of any other inputs. During the recall, the entire contents of the E^2PROM array is transferred to the Static RAM array. The first byte of data may be externally accessed after the recalled data access time from end of recall (t_{ARC}) is met. After this, any other byte may be accessed by using the normal read mode.

If the RECALL pin is held low for the entire Recall Cycle time (t_{RCC}), the contents of the Static RAM may be immediately accessed by using the normal read mode. A recall operation can be performed an unlimited number of times without affecting the integrity of the data.

The outputs $I/O_0-I/O_3$ will go into the high impedance state as long as the RECALL signal is held low.

Store

At any time, except during a recall operation, taking the STORE pin low will initiate a store operation. This takes

place independent of the state of \overline{CS} , \overline{WE} or A_0 – A_7 . The \overline{STORE} pin must be held low for the duration of the Store Pulse Width (t_{STP}) to ensure that a store operation is initiated. Once initiated, the \overline{STORE} pin becomes a "Don't Care", and the store operation will complete its transfer of the entire contents of the Static RAM array into the E^2PROM array within the Store Cycle time (t_{STC}). If a store operation is initiated during a write cycle, the contents of the addressed Static RAM byte and its corresponding byte in the E^2PROM array will be unknown.

During the store operation, the outputs are in a high impedance state. A minimum of 100,000 store operations can be performed reliably and the data written into the E²PROM array has a minimum data retention time of 10 years.

DATA PROTECTION DURING POWER-UP AND POWER-DOWN

The CAT22C12 has on-chip circuitry which will prevent a store operation from occurring when V_{CC} falls below 3.5V typ. This function eliminates the potential hazard of spurious signals initiating a store operation when the system power is below 3.5V typ.








Figure 5. Store Cycle Timing



5153 FHD F07

ORDERING INFORMATION



 * -40° to +125°C is available upon request