

32K x 32 SRAM MODULE

PUMA 2S1000-12/15

Issue 4.2: June 1996

Description

The PUMA 2S1000 is a 1Mbit high speed static RAM organised as 32K x 32 in a 66 pin PGA package. Access times of 120ns or 150ns are available. The devices has a user configurable output width as by 8, 16 or 32 bits and features a low power standby mode with 3.0V battery back-up compatible, completelty static operation and is directly TTL compatible. The package includes on board decoupling capacitors and is suitable for thermal ladder applications.

It may be screened in accordance with MIL-STD-883.

1,048,576 bit CMOS Static RAM

Features

- Very Fast Access times of 120 / 150 ns.
- User Configurable as 8 / 16 / 32 bit wide output.
- Operating Power 435 / 803 / 1540 mW (Max)
- · Low Power Standby 4.4mW (Max) -L version.
- · 3.0V Battery Back-up Capability.
- · On board decoupling capacitors.
- · Pin grid array gives 2:1 improvement over DIL.
- · Completely Static Operation.
- Directly TTL compatible.
- May be screened in accordance with MIL-STD-883

Block Diagram A0~A14 OE WE4 WE3 WE2 WE1 32Kx8 32Kx8 32Kx8 32Kx8 SRAM SRAM **SRAM** SRAM CS1 CS2 CS3 CS4 D0~D7 D8~D15 D16~D23 D24~D31

Pin Definition

(**) (**) (**) (**) (**) (**) (**) (**)	\$\text{\tinx}\text{\tinx}\text{\tinx}\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\texict{\texict{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\texict{\text{\texit{\text{\texict{\text{\texit{\text{\texict{\texict{\texict{\texict{\texictex{\texict{\texict{\texitt{\texict{\texictex{\texict{\texictex{\texit{
---	---

Pin Functions

A0 -A14 Address Inputs CS1-4

Chip Select ŌĒ WE1-4 Write Enable NC V_{cc} Power (+5V)

Output Enable No Connect GND Ground

D0-D31 Data Inputs/Outputs

6353379 0002463 43T **=**

DC OPERATING CONDITIONS

Absolute Maximum Ratings (1)

Voltage on any pin relative to $V_{ss}^{\ (2)}$	V_{T}	-0.5V to +7	٧
Power Dissipation	P_{τ}	4	W
Storage Temperature	T_{stg}	-65 to +150	.C

Notes: (1) Stresses above those listed may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

(2) Pulse width: - 3.0V for less than 50ns.

Recommended Operating Conditions								
Parameter	Symbol	min	typ	max				
Supply Voltage	V _{cc}	4.5	5.0	5.5	V			
Input High Voltage	V_{IH}	2.2	-	V _{cc} +0.5	V			
Input Low Voltage	V _{IL}	-0.5	-	0.8	V			
Operating Temperature	T_{A}	0	-	70	C			
	T_{Al}	-40	-	85	°C (I suffix)			
	T _{AM}	-55	-	125	°C (M, MB suffix)			

DC Electrical Characteri	stics (V _c	_{:c} =5V±	10%,T _A =-55°C to +125°C)	and the second			
Parameter	S	/mbol	Test Condition	min	<i>typ</i> ⁽¹⁾	max	Unit
Input Leakage Current		l _{L11}	V _{IN} =0V to V _{CC}	_	-	8	μA
Output Leakage Current		I_{LO}	$\overline{\text{CS}}^{(2)} = V_{\text{IH}} \text{ or } \overline{\text{OE}} = V_{\text{IH}}, V_{\text{I/O}} = 0 \text{V to } V_{\text{CC}}$	-	-	8	μΑ
Operating Supply Current	32 bit	Icc	CS ⁽²⁾ =V _{IL} , I/P's static, I _{I/O} =0mA	-	32	60	mΑ
Average Supply Current	32 bit	I _{CC32}	CS ⁽²⁾ =V _{IL} , Min. cycle, I _{IO} =0mA	-	200	280	mA
	16 bit	I _{CC16}	As above	-	101	146	mΑ
	8 bit	I _{CC8}	As above	-	52	79	mΑ
Standby Supply Current	TTL	I_{SB}	CS ⁽²⁾ =V _{IH} , I/P's Static	-	2	12	mA
(L part only)	CMOS	I _{SB1}		-	-	800	uA
Output Voltage Low		V_{OL}	I _{oL} = 2.1 mA	-	-	0.4	V
Output Voltage High		V_{OH}	I _{OH} = -1.0 mA	2.4	-	-	٧

Notes: (1) Typical values are at V_{cc}=5.0V,T_A=25°C and specified loading.

(2) CS and WE above are accessed through CS1-4 and WE1-4 respectively. These inputs must be operated simultaneously for 32 bit mode, in pairs for 16 bit mode and singly for 8 bit mode.

/±10%,T _A =25°	C)			
Symbol	Test Condition	typ	max	Unit
C	V _{IN} =0V		42	pF
C''O	V _{1/0} =0V	-	50	pF
	Symbol C _{IN}	C _{IN} V _{IN} =0V	$ \begin{array}{cccc} \textit{Symbol} & \textit{Test Condition} & \textit{typ} \\ & & & & & \\ \textbf{C}_{\text{IN}} & & & & \\ & & & & \\ \end{array} $	Symbol Test Condition typ max C_{IN} $V_{IN}=0V$ - 42

saic Semiconductor, Inc., 7420 Carroll Rd. Suite 300, San Diego, CA 921212

Tel: 619.271.4565 Fax: 619.271.6058

■ 6353379 0002464 **376 ■**

Operating Modes

The table below shows the logic inputs required to control the operating modes of each of the SRAMs on the PUMA 2S1000.

Mode	cs	ŌĒ	WE	V _{cc} Current	I/O Pin	Reference Cycle
Not Selected	1	Х	Х	I _{SB} ,I _{SB1}	High Z	Power Down
OutputDisable	0	1	1	I _{cc}	High Z	-
Read	0	0	1	I _{cc}	D _{OUT}	Read Cycle
Write	0	Х	0	lcc	D _{iN}	Write Cycle

$$1 = V_{IH}$$
, $0 = V_{IL}$, $X = Don't Care$


Note: CS is accessed through CS1-4, and WE is accessed through WE1-4. For correct operation, CS1-4 must operate simultaneously for 32 bit operation, in pairs for 16 bit operation, or singly for 8 bit operation. WE1-4 must also be operated in the same manner.

Low V _{cc} Data Retention Cl	haracteristic	s - L Version Only (T _A =-55°C to +1	25°C)			
Parameter	Symbol	Test Condition	min	typ	max	Unit
V _{cc} for Data Retention	V _{DR}	CS1~4≥V _{cc} -0.2V. V _{IN} ≥0V	2.0	_	-	٧
Data Retention Current Chip Deselect to Data Retention Time	CCDR1	V _{cc} =3.0V, V _{IN} ≥0V, CS1~4≥V _{cc} -0.2V. See Retention Waveform	- 0	-	680 -	μA ns
Operation Recovery Time	t _R	See Retention Waveform	t _{RC} (1)	-	-	ns

Notes (1) t_{RC} = Read Cycle Time

* Input pulse levels: GND to 3.0V Output Load Circuit * Input pulse levels: GND to 3.0V

- * Input rise and fall times: 5ns
- * Input and Output timing reference levels: 1.5V
- * V_∞=5V±10%
- * Module is tested in 32bit mode.
- * Output load: 1 TTL gate + 100pF



AC OPERATING CONDITIONS

Rea	d C	vcle
1100	u •	7010

		1	2	•	15	
Parameter	Symbol	min	max	min	max	Unit
Read Cycle Time	t _{RC}	120	-	150	-	ns
Address Access Time	t _{AA}	-	120	-	150	ns
Chip Select Access Time	t _{ACS}		120	-	150	ns
Output Enable to Output Valid	t _{oe}		60	-	70	ns
Output Hold from Address Change	t _{oн}	10	-	10	-	ns
Chip Selection to Output in Low Z	t _{cLZ}	10	-	10	-	ns
Output Enable to Output in Low Z	t _{oLZ}	5	-	5	-	ns
Chip Deselection to Output in High $Z^{\scriptscriptstyle{(3)}}$		0	40	-	50	ns
Output Disable to Output in High Z ⁽³⁾	t _{OHZ}	0	40	-	50	ns


Write Cycle

		1	2	1	15	
Parameter	Symbol	min	max	min	max	Unit
Write Cycle Time	t _{wc}	120	-	150	-	ns
Chip Selection to End of Write	t _{cw}	85	-	100	-	ns
Address Valid to End of Write	t _{AW}	85	_	100	-	ns
Address Setup Time	t _{AS}	0	_	0	-	ns
Write Pulse Width	t _{we}	70	-	90	-	ns
Write Recovery Time	t _{wr}	0	-	0	_	ns
Write to Output in High Z	t _{wHZ}	0	40	0	50	ns
Data to Write Time Overlap	t _{DW}	50	-	60	-	ns
Data Hold from Write Time	t _{DH}	0	-	0	-	ns
Output Disable to Output in High Z	t _{ohz}	-	40	-	50	ns
Output Active from End of Write	t _{ow}	5	-	5	-	ns

aic Semiconductor, Inc., 7420 Carroll Rd. Suite 300. San Diego. CA 921214

Tel: 619.271.4565 Fax: 619.271.6058


■ 6353379 0002466 149 **■**




Notes:

- (1) During the Read Cycle, WE1~4 is high for the PUMA 2S1000 module.
- (2) Address valid prior to or coincident with CS1~4 transition Low.
- (3) t_{CHZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.


Write Cycle 1 Timing Waveform



5



Low V_{cc} Data Retention Timing Waveform



AC Characteristics Notes


- (1) A write occurs during the overlap (t_{WP}) of a low \overline{CS} and a low \overline{WE} .
- (2) t_{wR} is measured from the earlier of CS or WE going high to the end of write cycle.
- (3) During this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- (4) If the CS low transition occurs simultaneously with the WE low transition or after the WE low transition, outputs remain in a high impedance state.
- (5) OE is continuously low. (OE=V₁₁)
- (6) D_{out} is in the same phase as written data of this write cycle.
- (7) D_{OUT} is the read data of next address.
- (8) If CS is low during this period, I/O pins are in the output state. Input signals out of phase must not be applied.
- (9) t_{wHz} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels. These parameters are sampled and not 100% tested.

CS and WE above refers to CS1~4 and WE1~4 respectively.

aic Semiconductor, Inc., 7420 Carroll Rd. Suite 300, San Diego, CA 921216

Tel: 619.271.4565 Fax: 619.271.6058

■ 6353379 0002468 Tll **■**



Dimensions in mm (inches)

SCREENING

Military Screening Procedure

Module Screening Flow for high reliability product is in accordance with Mil-883 method 5004.

MB MODULE SCREENING FLOW						
SCREEN	TEST METHOD	LEVEL				
Visual and Mechanical						
External visual	2017 Condition B or manufacturers equivalent	100%				
Temperature cycle	1010 Condition C (10 Cycles, -65°C to +150°C)	100%				
Burn-In						
Pre-Burn-in electrical	Per applicable Device Specifications at T _a =+25°C	100%				
Burn-in	T _A =+125°C,160hrs minimum.	100%				
Final Electrical Tests	Per applicable Device Specification					
Static (DC)	a) @ T _A =+25°C and power supply extremes b) @ temperature and power supply extremes	100% 100%				
Functional	 a) @ T_A=+25°C and power supply extremes b) @ temperature and power supply extremes 	100% 100%				
Switching (AC)	a) @ T _A =+25°C and power supply extremes b) @ temperature and power supply extremes	100% 100%				
Percent Defective allowable (PDA)	Calculated at Post Burn-in at T _A =+25°C	10%				
Quality Conformance	Per applicable Device Specification	Sample				
External Visual	2009 Per vendor or customer specification	100%				

Ordering Information

