DRAM

1 MEG x 4 DRAM

FAST PAGE MODE

FEATURES

- Industry standard x4 pinout, timing, functions and packages
- High performance, CMOS silicon gate process
- Single +5V±10% power supply
- Low power, 3mW standby; 225mW active, typical
- All inputs, outputs and clocks are fully TTL and CMOS compatible
- 1024-cycle refresh distributed across 16ms
- Refresh modes: RAS-ONLY, CAS-BEFORE-RAS (CBR), and HIDDEN
- FAST PAGE MODE access cycle
- 300 and 350 mil wide SOJ packages
- Two CBR options; CBR with WE a don't care (1 Meg compatible) and CBR with WE a HIGH (JEDEC test mode capable via WCBR)

OPTIONS	MARKING
Timing 60ns access	-6
70ns access	-7
80ns access	-8
Packages	
Ceramic DIP (300mil)	CN
Ceramic DIP (400mil)	С
Plastic ZIP (350mil)	Z
Plastic SOJ (300mil)	DJ
Plastic SOJ (350mil)	DJW
Plastic TSOP (*)	TG
• CAS-BEFORE-RAS refresh	
CBR with \overline{WE} a don't care	None
CBR with WE a HIGH	J
Operating Temperature, TA	
Commercial (0°C to +70°C)	None
Industrial (-40°C to +85°C)	rr

GENERAL DESCRIPTION

The MT4C4001 is a randomly accessed solid-state memory containing 4,194,304 bits organized in a x4 configuration. During READ or WRITE cycles, each bit is uniquely addressed through the 20 address bits, which are entered 10 bits (A0-A9) at a time. RAS is used to latch the first 10 bits and CAS the latter 10 bits. A READ or WRITE cycle is selected with the WE input. A logic HIGH on WE dictates READ mode while a logic LOW on WE dictates WRITE mode.

PIN ASSIGNMENT (Top View)

20-Pin CDIP	20-Pin ZIP	20-Pin SOJ
(B-4, B-5)	(C-3)	(E-1, E-2)
DQ1 [1 20] Vss DQ2 [2 19] DQ4 WE [3 18] DQ3 RAS [4 17] CAS A9 [5 16] OG A0 [6 15] A8 A1 [7 14] A7 A2 [8 13] A6 A3 [9 12] A5 Vcc [10 11] JA4	OE 1 5 2 CAS DO3 3 2 5 4 DO4 VSS 5 2 6 5 DO1 DO2 7 2 7 8 WE RAS 9 2 7 10 AN A0 11 2 12 A1 VCC 15 2 6 16 A4 A5 17 2 18 A6 A7 19 2 2 0 A8	DOI 0 1 28 UVss DOZ 0 2 25 U DOA WE 0 3 24 U DOA RAS 0 4 23 U DOS AS 0 5 22 U DOE AD 0 9 18 U AS A1 0 10 17 U A7 A2 U 11 10 U A6 A3 U 12 15 U A5 Voc U 13 14 U A4

*Consult factory on availability of TSOP packages

During a WRITE cycle, data in (D) is latched by the falling edge of WE or CAS, whichever occurs last. If WE goes LOW prior to CAS going LOW, the output pin(s) remain open (High-Z) until the next CAS cycle. If WE goes LOW after data reaches the output pin(s), The Qs are activated and retain the selected cell data as long as CAS remains low (regardless of WE or RAS). This late WE pulse results in a READ-WRITE cycle. The four data inputs and four data outputs are routed through four pins using common I/O, and pin direction is controlled by \overline{WE} and $\overline{OE}.$

FAST PAGE MODE operations allow faster data operations (READ, WRITE or READ-MODIFY-WRITE) within a row address (A0-A9) defined page boundary. The FAST PAGE MODE cycle is always initiated with a row address strobed-in by RAS followed by a column address strobedin by CAS. CAS may be toggled-in by holding RAS LOW and strobing-in different column addresses, thus executing faster memory cycles. Returning RAS HIGH terminates the FAST PAGE MODE operation.


Returning RAS and CAS HIGH terminates a memory cycle and decreases chip current to a reduced standby level. Also, the chip is preconditioned for the next cycle during the RAS high time. Memory cell data is retained in its correct state by maintaining power and executing any RAS cycle (READ, WRITE, RAS-ONLY, CAS-BEFORE-RAS, or HID-DEN refresh) so that all 1024 combinations of RAS addresses (A0-A9) are executed at least every 16ms, regardless of sequence. The CBR refresh cycle will invoke the internal refresh counter for automatic RAS addressing.

1-141

Micron Technology, Inc., reserves the right to change products or specifications without notice.



FUNCTIONAL BLOCK DIAGRAM FAST PAGE MODE



*NOTE: WE LOW prior to CAS LOW, EW detection CKT output is a HIGH (EARLY WRITE) CAS LOW prior to WE LOW, EW detection CKT output is a LOW (LATE WRITE)

TRUTH TABLE

	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,				Add	Address		DATA IN / OUT
Function		RAS	CAS	WE	¹R	ţC	ŌĒ	DQ1-4
Standby		н	Х	Х	Х	Х	Х	High-Z
READ		L	L	H	ROW	COL	L	Valid Data Out
EARLY-WRITE		L	. L	L	ROW	COL	X	Valid Data In
READ-WRITE		L	L	H→L	ROW	COL	L→H	Valid Data Out, Data In
FAST-PAGE-MODE	1st Cycle	L	H→L	Н	ROW	COL	L	Valid Data Out
READ	2nd Cycle	Ł	H→L	Н	n/a	COL	L.	Valid Data Out
FAST-PAGE-MODE	1st Cycle	L	H→L	L	ROW	COL	Х	Valid Data In
EARLY-WRITE	2nd Cycle	L	H→L	L	n/a	COL	Х	Valid Data In
FAST-PAGE-MODE	1st Cycle	L	H→L	H→L	ROW	COL	L→H	Valid Data Out, Data In
READ-WRITE	2nd Cycle	L	H→L	H→L	n/a	COL	L→H	Valid Data Out, Data In
RAS-ONLY REFRES	Н	Н	Х	Х	ROW	n/a	Х	High-Z
HIDDEN	READ	L→H→L	L	Н	ROW	COL	L	Valid Data Out
REFRESH	WRITE	L→H→L	L	L	ROW	COL	X	Valid Data In
CAS-BEFORE-	Standard	H→L	L	Х	Х	X	X	High-Z
RAS REFRESH	"J" Option	H→L	L	Н	Х	Х	Х	High-Z

ABSOLUTE MAXIMUM RATINGS*

Voltage on Vcc supply relative to Vss	1.0V to +7.0V
Storage Temperature (Ceramic)	65°C to +150°C
Storage Temperature (Plastic)	
Power Dissipation	
Short Circuit Output Current	

*Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated $in \, the \, operational \, sections \, of \, this \, specification \, is \, not \, implied.$ Exposure to absolute maximum rating conditions for extended periods may affect reliability.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED DC OPERATING CONDITIONS

(Notes: 1, 3, 4, 6, 7) ($Vcc = 5.0V \pm 10\%$)

PARAMETER/CONDITION	SYMBOL	MIN	MAX	UNITS	NOTES
Supply Voltage	Vcc	4.5	5.5	٧	1
Input High (Logic 1) Voltage, All Inputs	Vıн	2.4	Vcc+1	٧	1
Input Low (Logic 0) Voltage, All Inputs	VIL	-1.0	0.8	٧	1
INPUT LEAKAGE CURRENT any input (0V ≤ Vin ≤ 6.5V, all other pins not under test = 0V)	lı	-2	2	μА	-
OUTPUT LEAKAGE CURRENT (Q is disabled, 0V ≤ Vout ≤ 5.5V)	loz	-10	10	μA	
OUTPUT LEVELS	Vон	2.4		V	
Output High Voltage (Ιουτ = -5mA) Output Low Voltage (Ιουτ = 4.2mA)	Vol		0.4	٧	

			MAX			
PARAMETER/CONDITION	SYMBOL	-6	-7	-8.	UNITS	NOTES
STANDBY CURRENT: (TTL) (RAS = CAS = VIII)	lcc1	2	2	2	mA	
STANDBY CURRENT: (CMOS) (RAS = CAS = Other Inputs = Vcc -0.2V)	lcc2	1	1	1	mA	
OPERATING CURRENT: Random READ/WRITE Average power supply current (RAS, CAS, Address Cycling: ¹RC = ¹RC (MiN))	lcc3	110	100	90	mA	3, 4
OPERATING CURRENT: FAST PAGE MODE Average power supply current (RAS = VIL, CAS, Address Cycling: [†] PC = [†] PC (MIN))	lcc4	80	70	60	mA	3, 4
REFRESH CURRENT: RAS-ONLY Average power supply current (RAS Cycling, CAS=VIH: RC = RC (MIN))	lccs	110	100	90	mA	3
REFRESH CURRENT: CAS-BEFORE-RAS Average power supply current (RAS, CAS, Address Cycling: ¹RC = ¹RC (MIN))	Icce	110	100	90	mA	3, 5



MT46400

CAPACITANCE

T-46-23-17

PARAMETER	SYMBOL	MIN	MAX	UNITS	NOTES
Input Capacitance: A0-A10	Ci1		5	pF	2
Input Capacitance: RAS, CAS, WE, OE	Cl2		7	pF	2
Input/Output Capacitance: DQ	Cio		7	pF	2

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) ($Vcc = 5.0V \pm 10\%$)

A.C. CHARACTERISTICS			6		-7		-8		
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Random READ or WRITE cycle time	¹RC	110		130		150		ns	
READ-WRITE cycle time	†RWC	165		185		205		ns	
FAST-PAGE-MODE	¹PC	40		40		45		ns	
READ or WRITE cycle time					1				
FAST-PAGE-MODE	†PRWC	90		95		100		ns	·
READ-WRITE cycle time									
Access time from RAS	^t RAC		60		70		80	ns	14
Access time from CAS	¹CAC		15		20		20	ns	15
Access time from column address	†AA.		30		35		40	ns	
Access time from CAS precharge	CPA		40		40		45	ns	
RAS pulse width	^t RAS	60	100,000	70	100,000	80	100,000	ns	
RAS pulse width (FAST PAGE MODE)	¹ RASP	60	100,000	70	100,000	80	100,000	ns	
RAS hold time	^t RSH	15		20	T	20		ns	
RAS precharge time	'RP	45		50		60		ns	
CAS pulse width	^t CAS	15	100,000	20	100,000	20	100,000	ns	
CAS hold time	tCSH	60		70		80		ns	
CAS precharge time	[†] CPN	10		10		10		ns	16
CAS precharge time (FAST PAGE MODE)	[†] CP	10		10		10		ns	
RAS to CAS delay time	†RCD	15	45	20	50	20	60	ns	17
CAS to RAS precharge time	¹ CRP	5		5		5		ns	
Row address setup time	IASR	0		0		0		ns	
Row address hold time	^t RAH	10		10		10		ns	
RAS to column	^t RAD	15	30	15	35	15	40	ns	18
address delay time					i				
Column address setup time	†ASC	0		. 0		0		ns	
Column address hold time	¹ CAH	10		15		15		ns	
Column address hold time (referenced to RAS)	¹AR	50		55		60		ns	
Column address to RAS lead time	tRAL.	30		35		40		ns	1
Read command setup time	¹RCS	0		0		0	1	ns	
Read command hold time (referenced to CAS)	^t RCH	0		0		0		ns	19
Read command hold time (referenced to RAS)	^t RRH	0		0		0		ns	19
CAS to output in Low-Z	'CLZ	0		0		.0	 	ns	
Output buffer turn-off delay	'OFF	0	20	0	20	0	20	ns	20
WE command setup time	†wcs	0		0	 	0	 	ns	21, 27



T-46-23-17.

ELECTRICAL CHARACTERISTICS AND RECOMMENDED AC OPERATING CONDITIONS (Notes: 6, 7, 8, 9, 10, 11, 12, 13, 23) (Vcc = $5.0V \pm 10\%$)

A.C. CHARACTERISTICS	Τ		6	ŀ .	7	-	8		
PARAMETER	SYM	MIN	MAX	MIN	MAX	MIN	MAX	UNITS	NOTES
Write command hold time	¹WCH	10		15		15		ns	
Write command hold time (referenced to RAS)	¹WCR	45		55		60		ns	
Write command pulse width	tWP	10		15		15		ns	
Write command to RAS lead time	IRWL	15		20		20		ns	
Write command to CAS lead time	tCWL.	15		20		20		ns	
Data-in setup time	^t DS	0		0		0		ns	22
Data-in hold time	HQ†	. 10		15		15		ns	22
Data-in hold time (referenced to RAS)	tDHR	45		55		60		ns	
RAS to WE delay time	tRWD	90		100		110		ns	21
Column address to WE delay time	tAWD	60		65		70		ns	21
CAS to WE delay time	†CMD	45		50		50		ns	21
Transition time (rise or fall)	T	3	50	3	50	3	50	ns	9, 10
Refresh period (1024 cycles)	^t REF		16		16		16	ms	
RAS to CAS precharge time	^t RPC	0		.0		0		ns	
CAS setup time (CAS-BEFORE-RAS refresh)	^t CSR	10		10		10		ns	5
CAS hold time (CAS-BEFORE-RAS refresh)	^t CHR	15		15		15		ns	5
WE hold time (CAS-BEFORE-RAS refresh)	†WRH	10		10		10		ns	25
WE setup time (CAS-BEFORE-RAS refresh)	^t WRP	10		10		10		ns	25
WE hold time (WCBR test cycle)	tWTH	10		10		10		ns	25
WE setup time (WCBR test cycle)	twrs	10		10		10		ns	25
OE setup prior to RAS during HIDDEN REFRESH cycle	ORD	0		0		0		ns	
Output disable	'OD	15		20		20		ns	27
Output enable	^t OE	15		20		20		ns	23
OE hold time from WE during READ-MODIFY-WRITE cycle	^t OEH	15		20	,	20		ns	26

NOTES


- 1. All voltages referenced to Vss.
- This parameter is sampled. Capacitance is calculated from the equation $C = I^{dt}/dv$ with dv = 3V and Vcc = 5V.
- Icc is dependent on cycle rates.
- Icc is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
- 5. Enables on-chip refresh and address counters.
- 6. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is assured.
- 7. An initial pause of 100µs is required after power-up followed by eight RAS refresh cycles (RAS-ONLY or CBR with WE HIGH) before proper device operation is assured. The eight RAS cycle wake-up should be repeated any time the 16ms refresh requirement is exceeded.
- 8. AC characteristics assume ${}^{t}T = 5ns$.
- 9. VIH (MIN) and VIL (MAX) are reference levels for measuring timing of input signals. Transition times are measured between VIH and VIL (or between VIL
- 10. In addition to meeting the transition rate specification, all input signals must transit between VIH and VIL (or between VIL and VIH) in a monotonic manner.
- 11. If CAS = VIH, data output is high impedance.
- 12. If CAS = VIL, data output may contain data from the last valid READ cycle.
- 13. Measured with a load equivalent to 2 TTL gates and 100pF.
- 14. Assumes that ^tRCD < ^tRCD (MAX). If ^tRCD is greater than the maximum recommended value shown in this table, tRAC will increase by the amount that tRCD exceeds the value shown.
- 15. Assumes that ${}^{t}RCD \ge {}^{t}RCD$ (MAX).
- 16. If CAS is LOW at the falling edge of RAS, Q will be maintained from the previous cycle. To initiate a new cycle and clear the data out buffer, CAS must be pulsed HIGH for CPN.
- 17. Operation within the ^tRCD (MAX) limit ensures that tRAC (MAX) can be met. tRCD (MAX) is specified as a reference point only; if tRCD is greater than the specified ^tRCD (MAX) limit, then access time is controlled exclusively by tCAC.
- 18. Operation within the ^tRAD (MAX) limit ensures that tRCD (MAX) can be met. tRAD (MAX) is specified as a reference point only; if tRAD is greater than the

- specified tRAD (MAX) limit, then access time is controlled exclusively by tAA,
- 19. Either RCH or RRH must be satisfied for a READ
- 20. OFF (MAX) defines the time at which the output achieves the open circuit condition and is not referenced to VOH or VOL.
- 21. tWCS, tRWD, tAWD and tCWD are restrictive operating parameters in late WRITE, and READ-MODIFY-WRITE cycles only. If tWCS ≥ tWCS (MIN), the cycle is an EARLY-WRITE cycle and the data output will remain an open circuit through out the entire cycle. If tRWD ≥ tRWD (MIN), tAWD ≥ tAWD (MIN) and tCWD ≥ tCWD (MIN), the cycle is a READ-MODIFY-WRITE and the data output will contain data read from the selected cell. If neither of the above conditions are met, the state of data out are indeterminate. OE held HIGH and WE taken LOW after CAS goes LOW results in a LATE-WRITE (OE controlled) cycle.
- 22. These parameters are referenced to CAS leading edge in EARLY-WRITE cycles and WE leading edge in LATE-WRITE or READ-MODIFY-WRITE cycles.
- 23. If OE is tied permanently LOW, LATE-WRITE or READ-MODIFY-WRITE operations are not possible.
- 24. A HIDDEN REFRESH may also be performed after a WRITE cycle. In this case, $\overline{WE} = LOW$ and $\overline{OE} = HIGH$.
- 25. tWTS and tWTH are setup and hold specifications for the WE pin being held LOW to enable the JEDEC test mode (with CBR timing constraints). These two parameters are the inverts of tWRP and tWRH in the CBR refresh cycle.
- 26. LATE-WRITE and READ-MODIFY-WRITE cycles must have both ^tOD and ^tOEH met (OE HIGH during WRITE cycle) in order to ensure that the output buffers will be open during the WRITE cycle. The DQs will provide the previously read data if CAS remains LOW and OE is taken back LOW after OEH is met. If CAS goes HIGH prior to OE going back LOW, the DQs will remain open.
- 27. The DQs open during READ cycles once OD or OFF occur. If CAS goes HIGH first, OE becomes a don't care. If OE goes HIGH and CAS stays LOW, OE is not a don't care; and the DQs will provide the previously read data if OE is taken back LOW (while CAS remains LOW),


「一門の大田田田田 はなるな



READ CYCLE




EARLY-WRITE CYCLE








READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)




FAST-PAGE-MODE READ CYCLE




1-148


FAST-PAGE-MODE EARLY-WRITE CYCLE




FAST-PAGE-MODE READ-WRITE CYCLE (LATE-WRITE and READ-MODIFY-WRITE CYCLES)




\overline{RAS} -ONLY REFRESH CYCLE (ADDR = A_0 - A_9 ; \overline{WE} = DON'T CARE)



CAS-BEFORE-RAS REFRESH CYCLE $(A_0 - A_9, \text{ and } \overline{OE} = \text{DON'T CARE})$



HIDDEN REFRESH CYCLE (WE = HIGH; OE = LOW) 24



1-150

4 MEG POWER-UP AND REFRESH CONSTRAINTS

The JEDEC 4 Meg DRAM introduces two potential incompatibilities compared to the previous generation 1 Meg DRAM. The incompatibilities involve refresh and power-up. Understanding these incompatibilities and providing for them will offer the designer and system user greater compatibility between the 1 Meg and 4 Meg.

REFRESH

The most commonly used refresh mode of the 1 Meg is the CBR ($\overline{\text{CAS}}$ -BEFORE- $\overline{\text{RAS}}$) REFRESH cycle. The CBR for the 1 Meg specifies the $\overline{\text{WE}}$ pin as a don't care. The 4 Meg, on the other hand, specifies the CBR REFRESH mode to be a $\overline{\text{WCBR}}$, which is CBR with the $\overline{\text{WE}}$ pin held at a logical HIGH level,

The reason for \overline{WCBR} instead of CBR on the 4 Meg is that a CBR cycle with \overline{WE} LOW will put the 4 Meg into the JEDEC specified test mode (\overline{WCBR}). In contrast, the 1 Meg test mode is entered by applying a HIGH signal to the test pin (pin 4 on DIP, pin 5 on SOJ and pin 8 on ZIP). This HIGH signal is usually a "supervoltage" (V in \geq 7.5V) so normal TTL or CMOS HIGH levels will not cause the part to enter the test mode.

POWER-UP

The 4 Meg WCBR constraint may also introduce another problem. The 1 Meg POWER-UP cycle requires a 100µs delay followed by any 8 RAS cycles. The 4 Meg POWER-UP is more restrictive in that 8 RAS-ONLY or CBR REFRESH (WE held HIGH) cycles must be used. The restriction is needed since


the 4 Meg may power-up in the JEDEC specified test mode and must exit out of the test mode. The only way to exit the 4 Meg JEDEC test mode is with either a RAS-ONLY or a CBR REFRESH cycle.

SUMMARY

- 1. The optional 1 Meg test pin is the A10 pin on the 4 Meg.
- For optional test mode, the 1 Meg requires a valid HIGH on the test pin while the 4 Meg requires a CBR cycle with WE LOW.
- The 1 Meg CBR REFRESH allows the WE pin to be don't care while the 4 Meg CBR requires WE to be HIGH (WCBR).
- The 8 RAS wake-up cycles on the 1 Meg may be any valid RAS cycle while the 4 Meg may only use RAS-ONLY or CBR REFRESH cycles.

SPECIAL FEATURE

A memory system currently using 1 Meg DRAMs with WE as a don't care during CBR REFRESH does not allow for direct upgrading to 4 Meg DRAMs. Micron, realizing some companies will have this situation, provides a special feature on its 4 Meg DRAM, that requires "supervoltage" to access the 4 Meg JEDEC WCBR test function. This allows the Micron 4 Meg DRAM to be refreshed in the same manner as any 1 MEG DRAM. Note that the eight power-up cycles should only be refresh cycles in order to guarantee that any 4 Meg DRAM, including Micron's, does not inadvertently power-up in the test mode.



COMPARISON OF 4 MEG TEST MODE AND WCBR TO 1 MEG CBR